UCC27532



2.5A 和 5A、35V_{MAX} VDD FET 和 IGBT 单栅极驱动器

1 特性

- 低成本栅极驱动器(为驱动 FET 和 IGBT 提供理想 解决方案)
- 分立式晶体管对驱动器的出色替代产品(提供与控 制器的简便对接)
- CMOS 兼容输入逻辑阈值 (在 VDD 大于 18V 时变 为固定值)
- 分离输出可实现独立接通和关闭调节
- 通过固定 TTL 兼容型阈值启用
- 在 18V VDD 下具有 2.5A 的高峰值驱动拉电流和 5A 的峰值驱动灌电流
- 从 10V 到高达 35V 的宽 VDD 范围
- 输入引脚可承受低于接地电压且高达 -5V 的直流电
- 当输入悬空时或在 VDD UVLO 期间,输出保持低
- 短暂传播延迟(典型值为 17ns)
- 快速上升和下降时间 (1800pF 负载时的典型值分 别为 15ns 和 7ns)
- 欠压闭锁 (UVLO)
- 用作高侧或低侧驱动器 (如果采用适当的偏置和信 号隔离设计)
- 低成本、节省空间的 6 引脚 DBV (SOT-23) 封装
- 工作温度范围为 40°C 至 140°C

2 应用

- 汽车
- 开关模式电源
- 直流/直流转换器
- 光伏逆变器、电机控制、UPS
- 混合动力汽车和电动汽车充电器
- 家用电器
- 可再生能源电源转换
- SiC FET 转换器

3 说明

UCC27532 是一款单通道、高速、栅极驱动器,此驱 动器可借助于高达 2.5A 拉电流和 5A 灌电流(非对称 驱动)峰值电流来有效驱动金属氧化物半导体场效应晶 体管 (MOSFET) 和 IGBT 电源开关。强劲的非对称驱 动中的吸收能力提升了寄生米勒 (Miller) 接通效应抗扰 度。UCC27532 器件还特有一个分离输出配置,在此 配置中栅极驱动电流从 OUTH 引脚拉出并从 OUTL 引 脚被灌入。这个引脚安排使得用户能够分别在 OUTH 和 OUTL 引脚上采用独立的接通和关闭电阻器并且能 很轻易地控制开关的转换率。

此驱动器具有轨到轨驱动能力和典型值为 17ns 的极小 传播延迟。

UCC27532DBV 具有 CMOS 输入阈值,此阈值在 VDD 低于或等于 18V 时介于比 VDD 高 55% 的电压值 与比 VDD 低 45% 的电压值范围内。当 VDD 高于 18V 时,输入阈值保持在其最大水平上。

此驱动器具有支持固定 TTL 兼容阈值的 EN 引脚。EN 被内部上拉;将 EN 下拉为低电平禁用驱动器,而将其 保持打开可提供正常运行。EN 引脚可被用作一个额外 输入,其性能与 IN 引脚一样。

将驱动器的输入引脚保持开状态将把输出保持为低电 平。驱动器的逻辑运行方式被显示在应用图、时序图和 输入与输出逻辑真值表中。


VDD 引脚上的内部电路提供一个欠压闭锁功能,此功 能在 VDD 电源电压处于运行范围内之前将输出保持为

UCC27532 驱动器采用 6 引脚标准 SOT-23 (DBV) 封 装。此器件在 -40°C 至 140°C 的宽运行温度范围运 行。

封装信息

器件型号	封装 ^{(1) (2)}	峰值电流 (拉电流和 灌电流)	输入阈值逻 辑	工作温度范 围 T _A
UCC27532 DBV	DBV (SOT-23 , 6)	2.5A , 5A	CMOS-(取 决于 VDD 偏置电压)	-40°C 至 +140°C

- (1) DBV 封装采用 Pd 镍金 (Ni-Au) 无铅铅涂层,符合 255°C 至 260°C 峰值回流温度下的 MSL 1 级标准,以便与无铅或锡/铅 焊接作业兼容
- (2) 有关所有可用封装,请参阅节11。



引脚排列



Table of Contents

1 特性1	7.1 Application Information	19
 2 应用 1	7.2 Typical Applications	
- 元, 、 3 说明1	8 Layout	
4 Pin Configuration and Functions	8.1 Layout Guidelines	
5 Specifications4	8.2 Thermal Considerations	<mark>2</mark> 3
5.1 Absolute Maximum Ratings4	9 Device and Documentation Support	<mark>2</mark> 4
5.2 Recommended Operating Conditions4	9.1 第三方产品免责声明	24
5.3 Thermal Information4	9.2 接收文档更新通知	24
5.4 Electrical Characteristics6	9.3 支持资源	
5.5 Typical Characteristics8	9.4 Trademarks	
6 Detailed Description13	9.5 静电放电警告	24
6.1 Functional Block Diagram13	9.6 术语表	
6.2 Feature Description13	10 Revision History	
6.3 Device Functional Modes18	11 Mechanical, Packaging, and Orderable	
7 Application and Implementation19	Information	25



4 Pin Configuration and Functions




图 4-1. 6-Pin DBV SOT-23, Package (top view)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO	NAME	IIPE	DESCRIPTION
1	EN	I	Enable (Pull EN to GND in order to disable output, pull it high or leave open to enable output).
2	IN	I	Driver non-inverting input (CMOS threshold for UCC27532DBV).
3	3 VDD		Bias supply input.
4	GND	-	Ground (all signals are referenced to this node).
5	OUTL	0	5-A sink current output of driver.
6	OUTH	0	2.5-A source current output of driver.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
Supply voltage range,	VDD	-0.3	35	
Continuous	OUTH, OUTL	-0.3	VDD +0.3	V
Pulse	OUTH, OUTL (200 ns)	-2	VDD +0.3	
Continuous IN, EN		-5	27	
Pulse IN, EN (1.5 μs)		-6.5	27	V
Human body model, HBM (ESD)(5)			4000	V
Charged device model, CDM (ESD)			1000	
Operating virtual junction temperature	e range, T _J	-40	150	
Storage temperature range, T _{stg}		-65	150	°C
Lead temperature	Soldering, 10 sec.		300	C
Leau temperature	Reflow		260	

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.
- (3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	10	18	32	V
Operating junction temperature range	-40		140	°C
Input voltage, IN	-5		25	W
Enable, EN	-5		25	V

5.3 Thermal Information

	THERMAL METRIC ⁽¹⁾	UCC27532 DBV (6 PINS)	UNITS
θ JA	Junction-to-ambient thermal resistance ⁽²⁾	178.3	
θ JCtop	Junction-to-case (top) thermal resistance ⁽³⁾	109.7	
θ ЈВ	Junction-to-board thermal resistance ⁽⁴⁾	28.3	°C/W
ψJT	Junction-to-top characterization parameter ⁽⁵⁾	14.7	- C/VV
ψ ЈВ	Junction-to-board characterization parameter ⁽⁶⁾	27.8	
θ JCbot	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	n/a	

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θ JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, Ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θ JA}, using a procedure described in JESD51-2a (sections 6 and 7).

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SLUSBD9

4 提交文档反馈

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



5.4 Electrical Characteristics

Unless otherwise noted, VDD = 18 V, $T_A = T_J = -40^{\circ}\text{C}$ to 140°C, IN switching from 0 V to VDD, 1- μ F capacitor from VDD to GND, f = 100 kHz. Currents are positive into, negative out of the specified terminal. OUTH and OUTL are tied together. Typical condition specifications are at 25°C.

	PARAMETER	CONDITION	MIN	TYP	MAX	UNITS	
Bias Cur	rents		'		<u>'</u>		
	0tt 0t \/DD	IN, EN = VDD	100	240	350		
I _{DDoff}	Startup Current, VDD = 7.0	IN, EN = GND	100	250	350	μ Α	
Under Vo	oltage Lockout (UVLO)						
V _{ON}	Supply start threshold		8.0	8.9	9.8		
V _{OFF}	Minimum operating voltage after supply start		7.3	8.2	9.1	V	
V _{DD_H}	Supply voltage hysteresis			0.7			
Input (IN)			'	1		
V _{IN_H}	Input signal high threshold	VDD = 16V, Output high	8.8	9.4	10		
V _{IN_L}	Input signal low threshold	VDD = 16V, Output low	6.7	7.3	7.9	V	
V _{IN_HYS}	Input signal hysteresis	VDD = 16V		2.1			
Enable (I	EN)						
V _{EN_H}	Enable signal high threshold	VDD = 16V, Output high	1.7	1.9	2.1		
V _{EN_L}	Enable signal low threshold	VDD = 16V, Output low	0.8	1.0	1.2	V	
V _{EN_HYS}	Enable signal hysteresis	VDD = 16V		0.9			
Outputs	(OUTH/OUTL)						
I _{SRC/SNK}	Source peak current (OUTH)/ sink peak current (OUTL)(13)	C _{LOAD} = 0.22 μF, f = 1 kHz		-2.5/+5		Α	
V _{OH}	OUTH, high voltage	I _{OUTH} = -10 mA	VDD -0.2	VDD -0.12	VDD -0.07	V	
V _{OL}	OUTL, low voltage	I _{OUTL} = 100 mA		0.065	0.125		
D	OUTH, pull-up resistance (15)	T _A = 25°C, I _{OUT} = -10 mA	11	12	12.5		
R _{OH}	(3)	T _A = -40°C to 140°C, I _{OUT} = -10 mA	7	12	20		
D	OUT	T _A = 25°C, I _{OUT} = 100 mA	0.45	0.65	0.85	Ω	
R _{OL}	OUTL, pull-down resistance	T _A = -40°C to 140°C, I _{OUT} = 100 mA	0.3	0.65	1.25	5	
Switchin	g Time (1) (2)		1		L		
t _R	Rise time	C _{LOAD} = 1.8 nF		15			
t _F	Fall time	C _{LOAD} = 1.8 nF		7			
t _{D1}	Turn-on propagation delay	C _{LOAD} = 1.8 nF, IN = 0 V to VDD		17	26	ns	
t _{D2}	Turn-off propagation delay	C _{LOAD} = 1.8 nF, IN = VDD to 0 V		17	26		

⁽¹⁾ Ensured by design and tested during characterization. Not production tested.

⁽²⁾ See \(\bar{\scale} \) 5-1.

⁽³⁾ Output pull-up resistance here is a DC measurement that measures resistance of PMOS structure only, not N-channel structure. The effective dynamic pull-up resistance is 3 x R_{OL}.






图 5-1. Timing Diagram (OUTH tied to OUTL)(Input = IN, Output = OUT (EN = VDD), or Input = EN, Output = OUT (IN = VDD)





5.5 Typical Characteristics






















6 Detailed Description

6.1 Functional Block Diagram


(EN Pull-Up Resistance to VREF = 500 k Ω , VREF = 5.8 V, In Pull-Down Resistance to GND = 230 k Ω)



6.2 Feature Description

6.2.1 VDD Under Voltage Lockout

The UCC27532 device has internal under voltage lockout (UVLO) protection feature on the VDD pin supply circuit blocks. To ensure acceptable power dissipation in the power switch, this UVLO prevents the operation of the gate driver at low supply voltages. Whenever the driver is in UVLO condition (when VDD voltage less than V_{ON} during power-up and when VDD voltage is less than V_{OFF} during power down), this circuit holds all outputs LOW, regardless of the status of the inputs. The UVLO is typically 8.9 V with 700-mV typical hysteresis. This hysteresis helps prevent chatter when low VDD supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in I_{DD} . The capability to operate at voltage levels such as 10 V to 32 V provides flexibility to drive Si MOSFETs, IGBTs, and emerging SiC FETs.



6.2.2 Input Stage

The input pin of UCC27532 device is based on a standard CMOS compatible input threshold logic that is dependent on the VDD supply voltage. The input threshold is approximately 55% of VDD for rise and 45% of VDD for fall. With 18-V VDD, typical high threshold = 9.4 V and typical low threshold = 7.3 V. The 2.1-V hysteresis offers excellent noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. For proper operation using CMOS input, the input signal level should be at a voltage equal to VDD. Using an input signal slightly larger than the threshold but less than VDD for CMOS input can result in slower propagation delay from input to output for example. This device also features tight control of the input pin threshold voltage levels which eases system design considerations and guarantees stable operation across temperature. The very low input capacitance , typically 20 pF, on these pins reduces loading and increases switching speed.

The device features an important safety function wherein, whenever the input pin is in a floating condition, the output is held in the low state. This is achieved using GND pull-down resistors on the non-inverting input pin (IN pin), as shown in the device block diagram.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly varying input signals, especially in situations where the device is located in a separate daughter board or PCB layout has long input connection traces:

- High dl/dt current from the driver output coupled with board layout parasitics can cause ground bounce. Since
 the device features just one GND pin which may be referenced to the power ground, this may interfere with
 the differential voltage between Input pins and GND and trigger an unintended change of output state.
 Because of fast 17 ns propagation delay, this can ultimately result in high-frequency oscillations, which
 increases power dissipation and poses risk of damage
- 2.1-V input threshold hysteresis boosts noise immunity compared to most other industry standard drivers.

If limiting the rise or fall times to the power device to reduce EMI is necessary, then an external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

6.2.3 Enable Function

The Enable (EN) pin of the UCC27532 has an internal pull-up resistor to an internal reference voltage so leaving Enable floating turns on the driver and allows it to send output signals properly. If desired, the Enable can also be driven by low-voltage logic to enable and disable the driver.

Product Folder Links: UCC27532

Copyright © 2024 Texas Instruments Incorporated

6.2.4 Output Stage

The output stage of the UCC27532 device is illustrated in

6-2. The UCC27532 device features a unique architecture on the output stage which delivers the highest peak source current when it is most needed during the Miller plateau region of the power switch turn-on transition (when the power switch drain/collector voltage experiences dV/dt). The device output stage features a hybrid pull-up structure using a parallel arrangement of N-Channel and P-Channel MOSFET devices. By turning on the N-Channel MOSFET during a narrow instant when the output changes state from low to high, the gate driver device is able to deliver a brief boost in the peak sourcing current enabling fast turn on.




图 6-2. UCC27532 Gate Driver Output Stage

The R_{OH} parameter (see Electrical Table) is a DC measurement and it is representative of the on-resistance of the P-Channel device only, since the N-Channel device is turned-on only during output change of state from low to high. Thus the effective resistance of the hybrid pull-up stage is much lower than what is represented by ROH parameter. The pull-down structure is composed of a N-Channel MOSFET only. The ROL parameter (see 节 5.4), which is also a DC measurement, is representative of true impedance of the pull-down stage in the device. In UCC27532, the effective resistance of the hybrid pull-up structure is approximately 3 x R_{OL}.

Product Folder Links: UCC27532

15

The UCC27532 is capable of delivering 2.5-A source, 5-A Sink (asymmetrical drive) at VDD = 18 V. Strong sink capability in asymmetrical drive results in a very low pull-down impedance in the driver output stage which boosts immunity against the parasitic Miller turn-on (high slew rate dV/dt turn on) effect that is seen in both IGBT and FET power switches .

An example of a situation where Miller turn on is a concern is synchronous rectification (SR). In SR application, the dV/dt occurs on MOSFET drain when the MOSFET is already held in Off state by the gate driver. The current charging the C_{GD} Miller capacitance during this high dV/dt is shunted by the pull-down stage of the driver. If the pull-down impedance is not low enough then a voltage spike can result in the V_{GS} of the MOSFET, which can result in spurious turn on. This phenomenon is illustrated in 86-3.




图 6-3. Low Pull-Down Impedance in UCC27532 (output stage mitigates Miller turn-on effect)

The driver output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS output stage which delivers very low dropout. The presence of the MOSFET body diodes also offers low impedance to switching overshoots and undershoots. This means that in many cases, external Schottky diode clamps may be eliminated.

6.2.5 Power Dissipation

Power dissipation of the gate driver has two portions as shown in equation below:

$$P_{DISS} = P_{DC} + P_{SW}$$
 (1)

The DC portion of the power dissipation is $P_{DC} = I_Q \times VDD$ where I_Q is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections etc and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through). The UCC27532 features very low quiescent currents (less than 1 mA) and contains internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the P_{DC} on the total power dissipation within the gate driver can be safely assumed to be negligible. In practice this is the power consumed by driver when its output is disconnected from the gate of power switch.

The power dissipated in the gate driver package during switching (P_{SW}) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage V_G, which is very close to
 input bias supply voltage VDD due to low V_{OH} drop-out)
- · Switching frequency
- · Use of external gate resistors

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$E_{G} = \frac{1}{2}C_{LOAD}V_{DD}^{2} \tag{2}$$

where

C_{LOAD} is load capacitor and V_{DD} is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is discharged. During turn off the energy stored in capacitor is fully dissipated in drive circuit. This leads to a total power loss during switching cycle given by the following:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{sw}$$
 (3)

where

f_{SW} is the switching frequency

The switching load presented by a power FET and IGBT can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g , one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence, $Q_g = C_{LOAD}V_{DD}$, to provide the following equation for power:

$$P_{G} = C_{LOAD} V_{DD}^{2} f_{sw} = Q_{g} V_{DD} f_{sw}$$

$$(4)$$

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET and IGBT is being turned on or off. Half of the total power is dissipated when the load capacitor is charged during turn-on, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

17



employed between the driver and MOSFET and IGBT, this power is completely dissipated inside the driver package. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows:

$$P_{SW} = 0.5 \times Q_g \times V_{DD} \times f_{sw} \left(\frac{R_{OFF}}{\left(R_{OFF} + R_{GATE} \right)} + \frac{R_{ON}}{\left(R_{ON} + R_{GATE} \right)} \right)$$
 (5)

where

• $R_{OFF} = R_{OL}$ and R_{ON} (effective resistance of pull-up structure) = 3 x R_{OL}

6.3 Device Functional Modes

表 6-1. Input/Output Logic Truth Table

IN PIN	EN PIN	OUTH PIN	OUTL PIN	OUT (OUTH and OUTL pins tied together)
L	L	High-impedance	L	L
L	Н	High-impedance	L	L
Н	L	High-impedance	L	L
Н	Н	Н	High-impedance	Н

Product Folder Links: UCC27532

提交文档反馈

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

7.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. In order to enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver can be employed between the PWM output of controllers or signal isolation devices and the gates of the power semiconductor devices. Further, gate drivers are indispensable when sometimes it is just not feasible to have the PWM controller directly drive the gates of the switching devices. The situation will be often encountered since the PWM signal from a digital controller or signal isolation device is often a 3.3-V or 5-V logic signal which is not capable of effectively turning on a power switch. A level shifting circuitry is needed to boost the logic-level signal to the gate-drive voltage in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar, (or p- n-channel MOSFET), transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate for this since they lack level-shifting capability and low-drive voltage protection. Gate drivers effectively combine both the level-shifting, buffer drive and UVLO functions. Gate drivers also find other needs such as minimizing the effect of switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into itself.

The UCC27532 is very flexible in this role with a strong current drive capability and wide supply voltage range up to 35 V. This allows the driver to be used in 12-V Si MOSFET applications, 20-V and -5-V (relative to Source) SiC FET applications, 15-V and -15-V(relative to Emitter) IGBT applications and many others. As a single-channel driver, the UCC27532 can be used as a low-side or high-side driver. To use as a low-side driver, the switch ground is usually the system ground so it can be connected directly to the gate driver. To use as a high-side driver with a floating return node however, signal isolation is needed from the controller as well as an isolated bias to the UCC27532. Alternatively, in a high-side drive configuration the UCC27532 can be tied directly to the controller signal and biased with a non-isolated supply. However, in this configuration the outputs of the UCC27532 need to drive a pulse transformer which then drives the power-switch to work properly with the floating source and emitter of the power switch. Further, having the ability to control turn-on and turn-off speeds independently with both the OUTH and OUTL pins ensures optimum efficiency while maintaining system reliability. These requirements coupled with the need for low propagation delays and availability in compact, low-inductance packages with good thermal capability makes gate driver devices such as the UCC27532 extremely important components in switching power combining benefits of high-performance, low cost, component count and board space reduction and simplified system design.

表 7-1. UCC27532 Features and Benefits

FEATURE	BENEFIT
High source and sink current capability, 2.5 A and 5 A (asymmetrical).	High current capability offers flexibility in employing UCC27532 device to drive a variety of power switching devices at varying speeds.
Low 17 ns (typ) propagation delay.	Extremely low pulse transmission distortion.
Wide VDD operating range of 10 V to 32 V.	Flexibility in system design.
	Can be used in split-rail systems such as driving IGBTs with both positive and negative(relative to Emitter) supplies.
	Optimal for many SiC FETs.
VDD UVLO protection.	Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down.
	High UVLO of 8.9V typical ensures that power switch is not on in high-impedance state which could result in high power dissipation or even failures.

Product Folder Links: UCC27532

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

19



表 7-1. UCC27532 Features and Benefits (续)

FEATURE	BENEFIT
Outputs held low when input pin (IN) in floating condition.	Safety feature, especially useful in passing abnormal condition tests during safety certification
Split output structure (OUTH, OUTL).	Allows independent optimization of turn-on and turn-off speeds using series gate resistors.
Strong sink current (5 A) and low pull-down impedance (0.65 Ω).	High immunity to high dV/dt Miller turn-on events.
CMOS compatible input threshold logic with wide 2.1-V hysteresis.	Excellent noise immunity.
Input capable of withstanding -6.5 V.	Enhanced signal reliability in noisy environments that experience ground bounce on the gate driver.

7.2 Typical Applications




图 7-1. Driving IGBT Without Negative Bias






图 7-2. Driving IGBT With 13-V Negative Turn-Off Bias




图 7-3. Using UCC27532 Drivers in an Inverter

21



8 Layout

8.1 Layout Guidelines

Proper PCB layout is extremely important in a high current, fast switching circuit to provide appropriate device operation and design robustness. The UCC27532 gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power switch to facilitate voltage transitions very quickly. At higher VDD voltages, the peak current capability is even higher (2.5-A and 5-A peak current is at VDD = 18 V). Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the driver Output pins and the gate of the power switch device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal
 trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD
 during turn-on of power switch. The use of low inductance SMD components such as chip resistors and chip
 capacitors is highly recommended.
- The turn-on and turn-off current loop paths (driver device, power switch and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established in these loops at two instances during turn-on and turn-off transients, which induces significant voltage transients on the output pins of the driver device and gate of the power switch.
- Wherever possible, parallel the source and return traces of a current loop, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as source of power switch, ground of PWM controller etc at one, single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *UCC*27532



8.2 Thermal Considerations

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is summarized in the 'Thermal Information' section of the datasheet. For detailed information regarding the thermal information table, please refer to Application Note from Texas Instruments entitled "IC Package Thermal Metrics" (SPRA953A).

Product Folder Links: UCC27532

提交文档反馈

23



9 Device and Documentation Support

9.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision * (February 2013) to Revision A (September 2024)	Page
•	更新了 <i>应用</i> 链接	1
	Added VDD = 16V to Input (IN) and Enable (EN) test conditions	

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *UCC*27532



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

25

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UCC27532DBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVT.B	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 7-Oct-2025

OTHER QUALIFIED VERSIONS OF UCC27532:

Automotive : UCC27532-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27532DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
UCC27532DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 3-Oct-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27532DBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
UCC27532DBVT	SOT-23	DBV	6	250	200.0	183.0	25.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司