





UCC21750-Q1

ZHCSKA3D - SEPTEMBER 2019 - REVISED NOVEMBER 2023

UCC21750-Q1 适用于 SiC/IGBT 并具有主动保护、隔离式模拟感应和高 CMTI 的 10A 拉电流/灌电流增强型隔离式单通道栅极驱动器

1 特性

- 5.7kV_{RMS} 单通道隔离式栅极驱动器
- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 1: 40°C 至 125°C 环境工作温
 - 器件 HBM ESD 分类等级 3A
 - 器件 CDM ESD 分级等级 C3
- 高达 2121Vpk 的 SiC MOSFET 和 IGBT
- 33V 最大输出驱动电压 (VDD VEE)
- ±10A 驱动强度和分离输出
- 150V/ns 最小 CMTI
- 具有 200ns 快速响应时间的 DESAT 保护
- 4A 内部有源米勒钳位
- 发生故障时的 400mA 软关断
- 具有 PWM 输出的隔离式模拟传感器
 - 采用 NTC、PTC 或热敏二极管的温度感应
 - 高电压直流链路或相电压
- 过流警报 FLT 和通过 RST/EN 重置
- 针对 RST/EN 的快速启用和禁用响应
- 抑制输入引脚上的 <40ns 噪声瞬态和脉冲
- RDY 上的 12V VDD UVLO (具有电源正常指示功
- 具有高达 5V 过冲/欠冲瞬态电压抗扰度的输入/输出
- 130 ns (最大)传播延迟和 30 ns (最大)脉冲/器 件间偏移
- SOIC-16 DW 封装, 爬电距离和间隙 > 8mm
- 工作结温范围:-40°C 至 +150°C
- 安全相关认证:
 - 符合 DIN EN IEC 60747-17 (VDE 0884-17) 标 准的增强型绝缘
 - UL 1577 组件认证计划

2 应用

- 适用于 EV 的牵引逆变器
- 车载充电器和充电桩
- 用于 HEV/EV 的直流/直流转换器

3 说明

UCC21750-Q1 是一款电隔离单通道栅极驱动器,设计 用于直流工作电压高达 2121V 的 SiC MOSFET 和 IGBT, 具有先进的保护功能、出色的动态性能和稳健 性。UCC21750-Q1 具有高达 ±10A 的峰值拉电流和灌 电流。

输入侧通过 SiO₂ 电容隔离技术与输出侧相隔离,支持 高达 1.5kV_{RMS} 的工作电压、12.8kV_{PK} 的浪涌抗扰 度,隔离层寿命超过40年,并提供较低的器件间偏 移,共模噪声抗扰度 (CMTI) 大于 150V/ns。


UCC21750-Q1 包括先进的保护特性,如快速过流和短 路检测、分流电流检测支持、故障报告、有源米勒钳 位、输入和输出侧电源 UVLO (用于优化 SiC 和 IGBT 开关行为和稳健性)。可以利用隔离式模拟至 PWM 传 感器更轻松地感测温度或电压,从而进一步提高驱动器 的多功能性并简化系统设计工作量、尺寸和成本。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
UCC21750-Q1	DW SOIC-16	10.3mm × 7.5mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

器件引脚配置



本资源的原文使用英文撰写。 为方便起见,TI 提供了译文;由于翻译过程中可能使用了自动化工具,TI 不保证译文的准确性。 为确认 准确性,请务必访问 ti.com 参考最新的英文版本(控制文档)。

English Data Sheet: SLUSDH9



Table of Contents

1 特性	1	7.5 Desaturation (DESAT) Protection	23
2 应用		8 Detailed Description	25
- <i>—,,,,</i> 3 说明		8.1 Overview	
4 Revision History		8.2 Functional Block Diagram	26
5 Pin Configuration and Functions		8.3 Feature Description	26
6 Specifications		8.4 Device Functional Modes	32
6.1 Absolute Maximum Ratings		9 Applications and Implementation	33
6.2 ESD Ratings		9.1 Application Information	33
6.3 Recommended Operating Conditions		9.2 Typical Application	33
6.4 Thermal Information		10 Power Supply Recommendations	45
6.5 Power Ratings		11 Layout	46
6.6 Insulation Specifications		11.1 Layout Guidelines	46
6.7 Safety Limiting Values		11.2 Layout Example	
6.8 Electrical Characteristics		12 Device and Documentation Support	48
6.9 Safety-Related Certifications	10	12.1 Device Support	
6.10 Switching Characteristics		12.2 Documentation Support	48
6.11 Insulation Characteristics Curves		12.3 接收文档更新通知	48
6.12 Typical Characteristics	13	12.4 支持资源	48
7 Parameter Measurement Information		12.5 Trademarks	48
7.1 Propagation Delay		12.6 静电放电警告	48
7.2 Input Deglitch Filter		12.7 术语表	
7.3 Active Miller Clamp		13 Mechanical, Packaging, and Orderable	
7.4 Undervoltage Lockout (UVLO)		Information	48

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Revision C (January 2023) to Revision D (November 2023)	Page
•	根据最新标准将"特性"中的 ESD 等级更改为 C3	1
•	将"特性"中的器件温度等级从 0 更改为 1	1
CI	nanges from Revision B (March 2020) to Revision C (January 2023)	Page
•	向"特性"中添加了 AEC-Q100 子要点	1
•	向"特性"中添加了安全相关认证	1
•	Added what to do with unused pins to pin functions table	4
•	Changed recommended value of decoupling capacitors.	
•	Added recommended decoupling capacitor layout placement.	4
•	Changed test conditions per DIN EN IEC 60747-17 (VDE 0884-17)	<mark>7</mark>
•	Changed Ichg lower limit to 430uA	8
•	Changed VAin lower limit to 0.6V	
•	Changed direction of I _{CLMPI} in V _{CLP-CLMPI} test condition	8
•	Added test condition for soft turn-off current	8
•	Deleted short circuit clamping max condition	8
•	Changed VDE and UL to certified	
•	Changed DESAT figure	30
•	Changed DESAT soft turn-off figure	30
•	Added function state showing gate driver turning on. Changed RDY condition when VCC is PD	32



anges from Revision A (March 2020) to Revision B (March 2020) Deleted test voltage, 9600V, from value column	Page
Deleted test voltage, 9600V, from value column	7
Changes from Revision * (September 2019) to Revision A (March 2020)	Page
将销售状态从"预告信息"更改为"量产数据"。	

3

Product Folder Links: UCC21750-Q1 English Data Sheet: SLUSDH9



5 Pin Configuration and Functions




图 5-1. UCC21750-Q1 DW SOIC (16) Top View

表 5-1. Pin Functions

PII	PIN		DESCRIPTION		
NAME	NO.	I/O ⁽¹⁾	DESCRIPTION		
AIN	1	I	Isolated analog sensing input, parallel a small capacitor to COM for better noise immunity. Tie to COM if unused.		
DESAT	2	I	Desaturation current protection input. Tie to COM if unused.		
СОМ	3	Р	Common ground reference, connecting to emitter pin for IGBT and source pin for SiC-MOSFET.		
OUTH	4	0	Gate driver output pull up.		
VDD	5	Р	Positive supply rail for gate drive voltage. Bypass with a >10- µ F capacitor to COM to support specified gate driver source peak current capability. Place decoupling capacitor close to the pin.		
OUTL	6	0	Gate driver output pull down.		
CLMPI	7	I	Internal Active miller clamp, connecting this pin directly to the gate of the power transistor. Leave floating or tie to VEE if unused.		
VEE	8	Р	Negative supply rail for gate drive voltage. Bypass with a >10- µ F capacitor to COM to support specified gate driver sink peak current capability. Place decoupling capacitor close to the pin.		
GND	9	Р	Input power supply and logic ground reference.		
IN+	10	I	Non-inverting gate driver control input. Tie to VCC if unused.		
IN -	11	I	Inverting gate driver control input. Tie to GND if unused.		
RDY	12	0	Power good for VCC-GND and VDD-COM. RDY is open drain configuration and can be paralleled with other RDY signals.		
FLT	13	0	Active low fault alarm output upon over current or short circuit. FLT is in open drain configuration and can be paralleled with other faults.		
RST/EN	14	I	The RST/EN serves two purposes: 1) Enable / shutdown of the output side. The FET is turned off by a regular turn-off, if terminal EN is set to low; 2) Resets the DESAT condition signaled on FLT pin if terminal RST/EN is set to low for more than 1000 ns. A reset of signal FLT is asserted at the rising edge of terminal RST/EN. For automatic RESET function, this pin only serves as an EN pin. Enable / shutdown of the output side. The FET is turned off by a regular turn-off, if terminal EN is set to low.		
vcc	15	Р	Input power supply from 3 V to 5.5 V. Bypass with a >1- μ F capacitor to GND. Place decoupling capacitor close to the pin.		
APWM	16	0	Isolated Analog Sensing PWM output. Leave floating if unused.		

(1) P = Power, G = Ground, I = Input, O = Output

English Data Sheet: SLUSDH9



Copyright © 2023 Texas Instruments Incorporated

提交文档反馈



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

, ,	PARAMETER	,	MIN	MAX	UNIT
VCC	VCC - GND		- 0.3	6	V
VDD	VDD - COM		- 0.3	36	V
VEE	VEE - COM	VEE - COM		0.3	V
V _{MAX}	VDD - VEE		- 0.3	36	V
INI. IN DOT/EN		DC	GND - 0.3	VCC	V
IN+, IN - , RST/EN		Transient, less than 100 ns ⁽²⁾	GND - 5.0	VCC+5.0	V
DESAT	Reference to COM		COM - 0.3	VDD+0.3	V
AIN	Reference to COM		- 0.3	5	V
OUTH, OUTL , CLMPI		DC	VEE - 0.3	VDD	V
OOTH, OOTL , CLIMPT		Transient, less than 100 ns ⁽²⁾	VEE - 5.0	VDD+5.0	V
RDY, FLT, APWM			GND - 0.3	VCC	V
I _{FLT} , I _{RDY}	FLT, and RDY pin input current			20	mA
I _{APWM}	APWM pin output current			20	mA
T _J	Junction temperature range		- 40	150	°C
T _{stg}	Storage temperature range		- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

	PA	RAMETER	MIN	MAX	UNIT
VCC	VCC - GND		3.0	5.5	V
VDD	VDD - COM		13	33	V
V _{MAX}	VDD - VEE		_	33	V
IN+, IN - , RST/EN	Reference to GND	High level input voltage	0.7×VCC	VCC	V
INT, IN -, ROI/EN	, IN - , RST/EN Reference to GND	Low level input voltage	0	0.3×VCC	
AIN	Reference to COM		0.6	4.5	V
t _{RST/EN}	Minimum pulse widt	n that reset the fault	800		ns
T _A Ambient temperature		- 40	125	°C	
TJ	Junction temperatur	е	- 40	150	°C

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *UCC21750-Q1*

⁽²⁾ Values are verified by characterization on bench.



6.4 Thermal Information

		UCC21750-Q1	
	THERMAL METRIC ⁽¹⁾	DW (SOIC)	UNIT
		16 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	68.3	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	27.5	°C/W
R ₀ JB	Junction-to-board thermal resistance	32.9	°C/W
ψJT	Junction-to-top characterization parameter	14.1	°C/W
ψ ЈВ	Junction-to-board characterization parameter	32.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	Value	UNIT
P_D	Maximum power dissipation (both sides)	VCC = 5 V, VDD - COM = 20 V, COM - VEE = 5 V, IN+/ - = 5 V, 150 kHz, 50% Duty Cycle for a 10-nF load, T _a = 25°C	985	mW
P _{D1}	Maximum power dissipation by transmitter side		20	mW
P _{D2}	Maximum power dissipation by receiver side		965	mW

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER	AL			
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI	Distance through the insulation	Minimum internal gap (Internal clearance) of the double insulation (2 × 0.0085 mm)	> 17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664 - 1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage Category per IEC 60664 - 1	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN EN	IEC 60747-17 (VDE 0884-17) ⁽²⁾			'
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V _{PK}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	1500	V _{RMS}
		DC voltage	2121	V _{DC}
V _{IMP}	Maximum impulse voltage	Tested in air, 1.2/50- μ s waveform per IEC 62368-1	8000	V _{PK}
V_{IOTM}	Maximum transiant isolation voltage	V _{TEST} =V _{IOTM} , t = 60 s (qualification test)	8000	\ \/
	Maximum transient isolation voltage	V _{TEST} =1.2 x V _{IOTM} , t = 1 s (100% production test)		V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 µs waveform	12800	V _{PK}

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈



6.6 Insulation Specifications (续)

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
		Method a: After I/O safety test subgroup 2/3, V_{ini} = V_{IOTM} , t_{ini} = 60 s; $V_{pd(m)}$ = 1.2 × V_{IORM} = 2545 V_{PK} , t_m = 10 s	≤ 5	
q _{pd}	Apparent charge ⁽⁴⁾	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.6 \times V_{IORM} = 3394$ V_{PK} , $t_m = 10$ s	≤ 5	pC
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = V_{IOTM}$, $t_{ini} = 1$ s; $V_{pd(m)} = 1.875 \times V_{IORM} = 3977 \ V_{PK}$, $t_m = 1$ s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	$V_{IO} = 0.5 \sin (2 \pi ft), f = 1 MHz$	~ 1	pF
		V _{IO} = 500 V, T _A = 25°C	≥ 10 ¹²	
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V_{IO} = 500 V, 100°C \leqslant $T_A \leqslant 125°C$	≥ 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	≥ 10 ⁹	7
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	,			
V _{ISO}	Withstand isolation voltage	V_{TEST} = V_{ISO} = 5700 V_{RMS} , t = 60 s (qualification); V_{TEST} = 1.2 × V_{ISO} = 6840 V_{RMS} , t = 1 s (100% production)	5700	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves and ribs on the PCB are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- 4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
l.	Safety input, output, or supply	R $_{\theta \text{ JA}}$ = 68.3°C/W, V _{DD} = 15 V, V _{EE} = -5 V, T _J = 150°C, T _A = 25°C			mA		
Is	current	$R_{\theta JA} = 68.3$ °C/W, $V_{DD} = 20$ V, $V_{EE} = -5$ V, $T_{J} = 150$ °C, $T_{A} = 25$ °C			49	ША	
Ps	Safety input, output, or total power	$R_{\theta JA} = 68.3^{\circ}C/W$, $V_{DD} = 20 \text{ V}$, $V_{EE} = -5 \text{ V}$, $T_{J} = 150^{\circ}C$, $T_{A} = 25^{\circ}C$			1220	mW	
T _S	Safety temperature				150	°C	

(1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.8 Electrical Characteristics

VCC = 3.3 V or 5.0 V, 1- μ F capacitor from VCC to GND, VDD - COM = 20 V, 18 V or 15 V, COM - VEE = 0 V, 5 V, 8 V or 15 V, C_L = 100 pF, -40°C < T_L < 150°C (unless otherwise noted)⁽¹⁾ (2).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	VCC UVLO THRESHOLD AND DELAY						

Product Folder Links: UCC21750-Q1

Copyright © 2023 Texas Instruments Incorporated



6.8 Electrical Characteristics (续)

VCC = 3.3 V or 5.0 V, 1- μ F capacitor from VCC to GND, VDD - COM = 20 V, 18 V or 15 V, COM - VEE = 0 V, 5 V, 8 V or 15 V, C_I = 100 pF, -40°C < T_{.I} < 150°C (unless otherwise noted)⁽¹⁾ (2).

Vocc_on Vocc - No 2.55 2.7 Vocc + Word 2.55 2.5 2.5 Vocc + Word VCC UVLO Deglisch time 10 10 Vocc + word VCC UVLO on delay to output high Nore - word 10 28 37.8 Vocc - w nord VCC UVLO on delay to RDY high Nore - word 5 10 30 37.8 Vocc - w nord VCC UVLO of delay to RDY high Nore - word Nore - word 5 10 Vocc - w nord VCC UVLO of delay to RDY high Nore - word Nore - word 9.9 10.7 Vvnoo _nn VDD - COM 9.9 10.7 0.8 Vvnoo _nn VDD - COM 9.9 10.7 Vvnoo _nn VDD UVLO on delay to output high Nore - word 10 2 5 Vvnoo _nn VDD UVLO on delay to output high Nore - word Nore - word 10 2 5 Vvnoo _nn VDD UVLO on delay to notput high Nore - word Nore - word Nore - word 2 5 Vvnoo _nn VDD UVLO on delay to RDY high Nore - word Nore - word - word - word - word - word - w		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
No.	V _{VCC_ON}			2.55	2.7	2.85	
VCC UVLO Deglitch time	V _{VCC_OFF}	VCC - GND		2.35	2.5	2.65	V
Note to DUT VCC UVLO en delay to output high Note to DUT VCC UVLO end delay to output lew Note to DUT VCC UVLO end delay to Dutput lew Note to DUT VCC UVLO end delay to RDV high Note to DUT VCC UVLO end delay to RDV high Note to DUT VCC UVLO end delay to RDV high Note to DUT VCD UVLO DUT end delay to RDV low 10.5 10.0	V _{VCC_HYS}				0.2		
Note	VCCFIL	VCC UVLO Deglitch time			10		
VCC - ID-DOUT VCC UVLO of delay to RDY high RST/EN = VCC ST/EN VCC UVLO of delay to RDY high RST/EN = VCC ST/EN VCC UVLO of delay to RDY high RST/EN = VCC ST/EN ST/EN VCC UVLO of delay to RDY high RST/EN = VCC ST/EN ST/EN VCC UVLO of delay to RDY high RST/EN VCC UVLO Off delay to RDY high ST/EN ST/E	VCC+ to OUT	VCC UVLO on delay to output high		28	37.8	50	
VCC UVLO of delay to RDY high RST/EN = VCC 30 37.8	VCC - to OUT	VCC UVLO off delay to output low	IN+ = VCC, IN - = GND	5	10	15	μs
Note		VCC UVLO on delay to RDY high		30	37.8	50	
Vodo_ON		VCC UVLO off delay to RDY low	RST/EN = VCC	5	10	15	
Vodo_ors Vod		RESHOLD AND DELAY					
VVDD_OFF	VVDD ON			10.5	12.0	12.8	
VVDD_HVS VDD UVLO Deglitch time 5 5 5 5 5 5 5 5 5		VDD - COM		9.9	10.7	11.8	V
VDD UVLO Deglitch time							
VoDP to OUT VDD UVLO on delay to output high IN+ = VCC, IN − = GND S S S S S S S S S		VDD UVLO Deglitch time					
No				2		8	
VDD + to RDY VDD UVLO on delay to RDY high RST/EN = FLT=High 10		· · · ·	IN+ = VCC, IN - = GND			10	μs
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						15	μ0
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		-	RST/EN = FLT=High			15	
$\begin{array}{c} I_{VCCQ} \\ VCC \ quiescent \ current \\ \hline \\ I_{VDDQ} \\ \hline \\ VDD \ quiescent \ current \\ \hline \\ I_{VDDQ} \\ \hline \\ VDD \ quiescent \ current \\ \hline \\ I_{VDDQ} \\ \hline \\ VDD \ quiescent \ current \\ \hline \\ I_{VDDQ} \\ \hline \\ VDD \ quiescent \ current \\ \hline \\ QUT(H) = High, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ QUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ QUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.6 \\ \hline \\ QUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ DUT(L) = Low, f_S = 0Hz, \ AIN = 2 \ V \\ \hline \\ 3.1 \\ \hline \\ 3.7 \\ \hline \\ \hline \\ 0.99 \\ \hline \\ 1.52 \\ \hline \\ 0.99 \\ \hline \\ 1.52 \\ \hline \\ 0.99 \\ \hline \\ 0.99 \\ \hline \\ 1.52 \\ \hline \\ 0.99 \\ \hline \\ 0.99 \\ \hline \\ 0.33 \\ \hline \\ 0.99 \\ \hline \\ 0.99 \\ \hline \\ 0.99 \\ \hline \\ 0.99 \\ \hline \\ 0.33 \\ \hline \\ 0.99 \\ \hline \\ 0.9$							
$ \begin{array}{c} \text{NVCOQ} \\ \text{NVDOQ} \\ \text{VDD quiescent current} \\ \end{array} \begin{array}{c} \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{OUT(L)} = \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{OUT(L)} = \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} = \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ \text{OUT(L)} \\ \text{OUT(L)} = \text{Low, } f_{S} = \text{OHz, AIN} = 2 \text{V} \\ $	VCC, VDD QUIL	ISCENT CORRENT	OLIT/U) - Ligh f - OU-7 AIN - 2 \/	2.5		4	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I _{VCCQ}	VCC quiescent current	, , <u>g</u> , <u>-</u> .			2.75	mA
$ \begin{array}{ c c c c } \hline NODQ & VDD \ quiescent \ current \\ \hline OUT(L) = Low, \ f_S = 0 Hz, \ AIN = 2 \ V \\ \hline OUT(L) = Low, \ f_S = 0 Hz, \ AIN = 2 \ V \\ \hline \ 3.1 \ 3.7 \\ \hline \hline \ 2.5 \\ \hline \ 2.5 \\ \hline \ 2.5 \\ \hline \ 3.1 \\ \hline \ 3.7 \\ \hline \ 3.7 \\ \hline \ 2.5 \\ \hline \ 3.1 \\ \hline \ 3.7 \\ \hline \ 3.7 \\ \hline \ 3.1 \\ \hline \ 3.7 \\ \hline \ 3.1 \\ \hline \ 3.7 \\ \hline \ 3.7 \\ \hline \ 3.1 \\ \hline \ 3.7 \\ \hline \ \ 3.1 \\ \hline \ 3.7 \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$, , , , , , ,				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VDDQ	VDD quiescent current	· · · ·			5.9	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	OCIO INDUTO	IN IN AND DOT/EN	OUT(L) = Low, I _S = 0HZ, AIN = 2 V	3.1	3.7	5.3	
$V_{\text{NL}} \qquad \text{Input low threshold} \qquad V_{\text{CC}} = 3.3 \text{ V} \qquad 0.99 \qquad 1.52$ $V_{\text{NhYS}} \qquad \text{Input threshold hysteresis} \qquad V_{\text{CC}} = 3.3 \text{ V} \qquad 0.33$ $I_{\text{IH}} \qquad \text{Input high level input leakage current} \qquad V_{\text{IN}} = \text{VCC} \qquad 90$ $I_{\text{IL}} \qquad \text{Input low level input leakage} \qquad V_{\text{IN}} = \text{GND} \qquad -90$ $R_{\text{IND}} \qquad \text{Input pins pull down resistance} \qquad \text{see } \textit{Detailed Description} \text{ for more information} \qquad 55$ $R_{\text{INU}} \qquad \text{Input pins pull up resistance} \qquad \text{see } \textit{Detailed Description} \text{ for more information} \qquad 55$ $T_{\text{INFIL}} \qquad \text{IN+, IN - and } \frac{RST}{EN} \text{ deglitch (ON and OFF) filter time} \qquad f_S = 50 \text{ kHz} \qquad 28 \qquad 40$ $OFF) \text{ filter time to reset /FLT} \qquad 400 \qquad 650$ $\textbf{GATE DRIVER STAGE}$ $I_{\text{OUT, IouTh}} \qquad \text{Peak source current} \qquad C_L = 0.18 \mu\text{F, } f_S = 1 \text{kHz} \qquad 10$ $I_{\text{OUT, IouTL}} \qquad \text{Peak sink current}} \qquad C_L = 0.18 \mu\text{F, } f_S = 1 \text{kHz} \qquad 10$ $R_{\text{OUTH}} \qquad 0 \text{ output pull-up resistance} \qquad I_{\text{OUT}} = -0.1 \text{A} \qquad 2.5$ $R_{\text{OUTL}} \qquad \text{Output pull-down resistance} \qquad I_{\text{OUT}} = -0.1 \text{A} \qquad 0.3$ $V_{\text{OUTH}} \qquad \text{High level output voltage} \qquad I_{\text{OUT}} = -0.2 \text{A}, V_{\text{DD}} = 18 \text{V} \qquad 17.5$ $V_{\text{OUTL}} \qquad \text{Low level output voltage} \qquad I_{\text{OUT}} = 0.2 \text{A} \qquad 60$ $\textbf{ACTIVE PULLDOWN}$ $V_{\text{OUTPD}} \qquad \text{Output active pull down on OUT, OUTL} \qquad V_{\text{VEE}=\text{COM}} \qquad 1.5 2$ $\text{INTERNAL ACTIVE MILLER CLAMP}$			V - 22V		4.05	0.04	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				0.00		2.31	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		<u> </u>		0.99			V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$							μA
$R_{\text{INU}} \qquad \text{Input pins pull up resistance} \qquad \text{see $\textit{Detailed Description}$ for more information} \qquad 55$ $T_{\text{INFIL}} \qquad \frac{\text{IN+, IN -}}{\text{OFF) filter time}} \qquad f_{\text{S}} = 50 \text{ kHz} \qquad 28 \qquad 40$ $T_{\text{RSTFIL}} \qquad \text{Deglitch filter time to reset /FLT} \qquad 400 \qquad 650$ $\textbf{GATE DRIVER STAGE}$ $l_{\text{OUT, louTh}} \qquad \text{Peak source current} \qquad C_{\text{L}} = 0.18 \mu\text{F, fs} = 1 \text{kHz} \qquad 10$ $l_{\text{OUT, louTL}} \qquad \text{Peak sink current} \qquad 10$ $R_{\text{OUTH}} \qquad \text{Output pull-up resistance} \qquad l_{\text{OUT}} = -0.1 \text{A} \qquad 2.5$ $R_{\text{OUTL}} \qquad \text{Output pull-down resistance} \qquad l_{\text{OUT}} = 0.1 \text{A} \qquad 0.3$ $V_{\text{OUTH}} \qquad \text{High level output voltage} \qquad l_{\text{OUT}} = -0.2 \text{A, V}_{\text{DD}} = 18 \text{V} \qquad 17.5$ $V_{\text{OUTL}} \qquad \text{Low level output voltage} \qquad l_{\text{OUT}} = 0.2 \text{A} \qquad 60$ $\textbf{ACTIVE PULLDOWN}$ $V_{\text{OUTPD}} \qquad \text{Output active pull down on OUT, OUTL} \qquad \frac{l_{\text{OUTL}} \text{ or } l_{\text{OUT}} = 0.1 \times l_{\text{OUT}(L)(tpy)}, \text{VDD=OPEN, }}{V_{\text{EE=COM}}} \qquad 1.5 \qquad 2$ $\textbf{INTERNAL ACTIVE MILLER CLAMP}$							μA
$T_{\text{INFIL}} \qquad \begin{array}{c} \text{IN+, IN - and } \overline{\text{RST}}/\text{EN deglitch (ON and OFF) filter time} \\ OFF) \text{ filter time} \end{array} \qquad f_{\text{S}} = 50 \text{ kHz} \qquad 28 \qquad 40 \qquad \\ \hline T_{\text{RSTFIL}} \qquad \text{Deglitch filter time to reset /FLT} \qquad \qquad 400 \qquad 650 \qquad \\ \hline \textbf{GATE DRIVER STAGE} \\ \hline I_{\text{OUT, IOUTH}} \qquad Peak source current \qquad \\ I_{\text{OUT, IOUTL}} \qquad Peak sink current \qquad \\ I_{\text{OUT, IOUTL}} \qquad Peak sink current \qquad 10 \qquad \\ \hline R_{\text{OUTH}} \stackrel{\text{(3)}}{\text{Output pull-up resistance}} \qquad I_{\text{OUT}} = -0.1 \text{ A} \qquad 2.5 \qquad \\ \hline R_{\text{OUTL}} \qquad \text{Output pull-down resistance} \qquad I_{\text{OUT}} = 0.1 \text{ A} \qquad 0.3 \qquad \\ \hline V_{\text{OUTH}} \qquad \text{High level output voltage} \qquad I_{\text{OUT}} = -0.2 \text{ A, V}_{\text{DD}} = 18 \text{ V} \qquad 17.5 \qquad \\ \hline V_{\text{OUTL}} \qquad \text{Low level output voltage} \qquad I_{\text{OUT}} = 0.2 \text{ A} \qquad 60 \qquad \\ \hline \textbf{ACTIVE PULLDOWN} \qquad \qquad \\ \hline V_{\text{OUTPD}} \qquad \text{Output active pull down on OUT, OUTL} \qquad \begin{matrix} I_{\text{OUTL}} \text{ or } I_{\text{OUT}} = 0.1 \times I_{\text{OUT(L)(tpy)}}, \text{ VDD=OPEN, VEE=COM} \\ \hline \end{matrix}$	R _{IND}	Input pins pull down resistance	see Detailed Description for more information		55		kΩ
Tinsfil. OFF) filter time $I_{S-SURIZ} = I_{S-SURIZ} = I_$	R _{INU}	Input pins pull up resistance	see Detailed Description for more information		55		
	Γ_{INFIL}		f _S = 50 kHz	28	40	60	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	T _{RSTFIL}	Deglitch filter time to reset /FLT		400	650	800	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	GATE DRIVER	STAGE					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	оит, Іоитн	Peak source current	0 040 57 4111		10		Α
R_{OUTL} Output pull-down resistance $I_{OUT} = 0.1 \text{ A}$ 0.3 V_{OUTH} High level output voltage $I_{OUT} = -0.2 \text{ A}, V_{DD} = 18 \text{ V}$ 17.5 V_{OUTL} Low level output voltage $I_{OUT} = 0.2 \text{ A}$ 60 ACTIVE PULLDOWN V_{OUTPD} Output active pull down on OUT, OUTL I_{OUTL} or $I_{OUT} = 0.1 \times I_{OUT(L)(tpy)}$, VDD=OPEN, VEE=COM 1.5 2 INTERNAL ACTIVE MILLER CLAMP	OUT, IOUTL	Peak sink current	$C_L = 0.18 \mu \text{F}, t_S = 1 \text{KHz}$		10		Α
R_{OUTL} Output pull-down resistance $I_{OUT} = 0.1 \text{ A}$ 0.3 V_{OUTH} High level output voltage $I_{OUT} = -0.2 \text{ A}, V_{DD} = 18 \text{ V}$ 17.5 V_{OUTL} Low level output voltage $I_{OUT} = 0.2 \text{ A}$ 60 ACTIVE PULLDOWN V_{OUTPD} Output active pull down on OUT, OUTL I_{OUTL} or $I_{OUT} = 0.1 \times I_{OUT(L)(tpy)}$, VDD=OPEN, VEE=COM 1.5 2 INTERNAL ACTIVE MILLER CLAMP	R _{OUTH} (3)	Output pull-up resistance	I _{OUT} = -0.1 A	-	2.5		Ω
V _{OUTH} High level output voltage I _{OUT} = -0.2 A, V _{DD} = 18 V 17.5 V _{OUTL} Low level output voltage I _{OUT} = 0.2 A 60 ACTIVE PULLDOWN V _{OUTPD} Output active pull down on OUT, OUTL VEE=COM IOUT(L)(tpy), VDD=OPEN, VEE=COM 1.5 2 INTERNAL ACTIVE MILLER CLAMP	Routl	Output pull-down resistance	I _{OUT} = 0.1 A		0.3		Ω
V _{OUTL} Low level output voltage I _{OUT} = 0.2 A 60 ACTIVE PULLDOWN V _{OUTPD} Output active pull down on OUT, OUTL I _{OUTL} or I _{OUT} = 0.1 × I _{OUT(L)(tpy)} , VDD=OPEN, VEE=COM INTERNAL ACTIVE MILLER CLAMP		High level output voltage			17.5		V
ACTIVE PULLDOWN VouTPD Output active pull down on OUT, OUTL IOUTL or IOUT = 0.1 × IOUT(L)(tpy), VDD=OPEN, VEE=COM							mV
V _{OUTPD} Output active pull down on OUT, OUTL I _{OUTL} or I _{OUT} = 0.1 × I _{OUT(L)(tpy)} , VDD=OPEN, VEE=COM 1.5 2 INTERNAL ACTIVE MILLER CLAMP		<u> </u>	001				
INTERNAL ACTIVE MILLER CLAMP				1.5	2	2.5	V
	NTERNAL ACT	TIVE MILLER CLAMP	55				
VOLIMPTH WITHOUT UNITED TO VILL 1.3 2.0	V _{CLMPTH}	Miller clamp threshold voltage	Reference to VEE	1.5	2.0	2.5	V
V _{CLMPI} Output low clamp voltage I _{CLMPI} = 1 A VEE + 0.5							V
I_{CLMPI} Output low clamp current $V_{\text{CLMPI}} = 0 \text{ V, VEE} = -2.5 \text{ V}$ 4							A

提交文档反馈



6.8 Electrical Characteristics (续)

VCC = 3.3 V or 5.0 V, 1- μ F capacitor from VCC to GND, VDD - COM = 20 V, 18 V or 15 V, COM - VEE = 0 V, 5 V, 8 V or 15 V, C_L = 100 pF, -40°C < T_J < 150°C (unless otherwise noted)⁽¹⁾ (2).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{CLMPI}	Miller clamp pull down resistance	I _{CLMPI} = 0.2 A		0.6		Ω
t _{DCLMPI}	Miller clamp ON delay time	C _L = 1.8 nF		15	50	ns
SHORT CIRCL	JIT CLAMPING				'	
V _{CLP-OUT(H)}	V _{OUT} - VDD, V _{OUTH} - VDD	OUT = Low, I _{OUT(H)} = 500 mA, t _{CLP} =1 0 us		0.9		V
V _{CLP-OUT(L)}	V _{OUT} - VDD, V _{OUTL} - VDD	OUT = High, I _{OUT(L)} = 500 mA, t _{CLP} = 10 us		1.8		V
V _{CLP-CLMPI}	V _{CLMPI} - VDD	OUT = High, I _{CLMPI} = 20 mA, t _{CLP} = 10 us		1.0		V
DESAT PROTE	ECTION				'	
I _{CHG}	Blanking capacitor charge current	V _{DESAT} = 2.0 V	430	500	570	μA
I _{DCHG}	Blanking capacitor discharge current	V _{DESAT} = 6.0 V	10	15		mA
V _{DESAT}	Detection Threshold		8.5	9.15	9.8	V
t _{DESATLEB}	Leading edge blank time			200		ns
t _{DESATFIL}	DESAT deglitch filter		50	140	230	ns
t _{DESATOFF}	DESAT propagation delay to OUT(L) 90%		150	200	300	ns
t _{DESATFLT}	DESAT to FLT low delay		400	580	750	ns
INTERNAL SO	FT TURN-OFF					
I _{STO}	Soft turn-off current on fault conditions	V _{DD} -V _{EE} =20V, V _{OUTL} -COM=8V	250	400	570	mA
ISOLATED TE	MPERATURE SENSE AND MONITOR (AIN - A	PWM)				
V _{AIN}	Analog sensing voltage range		0.6		4.5	V
I _{AIN}	Internal current source	V _{AIN} = 2.5 V, -40°C < T _J < 150°C	196	200	209	μA
f _{APWM}	APWM output frequency	V _{AIN} = 2.5 V	380	400	420	kHz
BW _{AIN}	AIN - APWM bandwidth			10		kHz
		V _{AIN} = 0.6 V	86.5	88	89.5	
D_{APWM}	APWM Dutycycle	V _{AIN} = 2.5 V	48.5	50	51.5	%
		V _{AIN} = 4.5 V	7.5	10	11.5	
FLT AND RDY	REPORTING					
t _{RDYHLD}	VDD UVLO RDY low minimum holding time		0.55		1	ms
t _{FLTMUTE}	Output mute time on fault	Reset fault through RST/EN	0.55		1	ms
R _{ODON}	Open drain output on resistance	I _{ODON} = 5 mA		30		Ω
V _{ODL}	Open drain low output voltage	I _{ODON} = 5 mA			0.3	V
COMMON MO	DE TRANSIENT IMMUNITY					
CMTI	Common-mode transient immunity		150			V/ns

- (1) Current are positive into and negative out of the specified terminal.
- (2) All voltages are referenced to COM unless otherwise notified.
- (3) For internal PMOS only. Refer to 节 8.3.2 for effective pull-up resistance.

6.9 Safety-Related Certifications

VDE.	UL
Certified according to DIN EN IEC 60747-17 (VDE 0884-17)	Recognized under UL 1577 Component Recognition Program, CSA Component Acceptance Notice 5A
Reinforced insulation Maximum transient isolation voltage, 8000 V_{PK} ; Maximum repetitive peak isolation voltage, 2121 V_{PK} ; Maximum surge isolation voltage, 8000 V_{PK}	Single protection, 5700 V _{RMS}
Certificate number: 40040142	File Number: E181974

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *UCC21750-Q1*



6.10 Switching Characteristics


VCC=5.0V, 1uF capacitor from VCC to GND, VDD - COM=20V, 18V or 15V, COM - VEE = 3V, 5V or 8V, C_L=100pF, - 40°C<T_J<150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PDHL}	Propagation delay time - High to Low		60	90	130	
t _{PDLH}	Propagation delay time - Low to High		60	90	130	
PWD	Pulse width distortion t _{PDHL} - t _{PDLH}				30	ns
t _{sk-pp}	Part to Part skew	Rising or Falling Propagation Delay			30	
t _r	Driver output rise time	C _L = 10 nF		33		
t _f	Driver output fall time	C _L = 10 nF		27		
f _{MAX}	Maximum switching frequency				1	MHz

提交文档反馈



6.11 Insulation Characteristics Curves






图 6-1. Thermal Derating Curve for Limiting Current per VDE

图 6-2. Thermal Derating Curve for Limiting Power per VDE





图 6-3. Reinforced Isolation Capacitor Life Time Projection


6.12 Typical Characteristics




13

English Data Sheet: SLUSDH9









Product Folder Links: UCC21750-Q1









提交文档反馈



7 Parameter Measurement Information

7.1 Propagation Delay

7.1.1 Regular Turn-OFF




图 7-1. Non-inverting Logic Propagation Delay Measurement





图 7-2. Inverting Logic Propagation Delay Measurement

Product Folder Links: UCC21750-Q1

Copyright © 2023 Texas Instruments Incorporated

7.2 Input Deglitch Filter

In order to increase the robustness of gate driver over noise transient and accidental small pulses on the input pins, that is. IN+, IN $^-$, \overline{RST}/EN , a 40-ns deglitch filter is designed to filter out the transients and make sure there is no faulty output responses or accidental driver malfunctions. When the IN+ or IN $^-$ PWM pulse is smaller than the input deglitch filter width, T_{INFIL} , there is no responses on OUT drive signal. \boxtimes 7-3 and \boxtimes 7-4 show the IN+ pin ON and OFF pulse deglitch filter effect. \boxtimes 7-5 and \boxtimes 7-6 show the IN $^-$ pin ON and OFF pulse deglitch filter effect.



Product Folder Links: UCC21750-Q1



7.3 Active Miller Clamp

7.3.1 Internal On-Chip Active Miller Clamp

For a gate driver application with unipolar bias supply or bipolar supply with small negative turn-off voltage, active miller clamp can help add a additional low impedance path to bypass the miller current and prevent the high dV/dt introduced unintentional turn-on through the miller capacitance.

7-7 shows the timing diagram for on-chip internal miller clamp function.




图 7-7. Timing Diagram for Internal Active Miller Clamp Function



7.4 Undervoltage Lockout (UVLO)

UVLO is one of the key protection features designed to protect the system in case of bias supply failures on VCC — primary side power supply, and VDD — secondary side power supply.

7.4.1 VCC UVLO

The VCC UVLO protection details are discussed in this section. 🛭 7-8 shows the timing diagram illustrating the definition of UVLO ON/OFF threshold, deglitch filter, response time, RDY and AIN – APWM.




图 7-8. VCC UVLO Protection Timing Diagram



7.4.2 VDD UVLO

The VDD UVLO protection details are discussed in this section. 🛭 7-9 shows the timing diagram illustrating the definition of UVLO ON/OFF threshold, deglitch filter, response time, RDY and AIN – APWM.




图 7-9. VDD UVLO Protection Timing Diagram



7.5 Desaturation (DESAT) Protection

7.5.1 DESAT Protection with Soft Turn-OFF

DESAT function is used to detect V_{DS} for SiC-MOSFETs or V_{CE} for IGBTs under over current conditions. $\center{8}$ 7-10 shows the timing diagram of DESAT operation with soft turn-off during the turning on transition.




图 7-10. DESAT Protection With Soft Turn-OFF During Turn-ON Transition

Product Folder Links: UCC21750-Q1



🗵 7-11 shows the timing diagram of DESAT protection while the power device is already turned on.




图 7-11. DESAT Protection With Soft Turn-OFF While Power Device is ON

8 Detailed Description

8.1 Overview

The UCC21750-Q1 device is an advanced isolated gate driver with state-of-art protection and sensing features for SiC MOSFETs and IGBTs. The device can support up to 2121-V DC operating voltage based on SiC MOSFETs and IGBTs, and can be used to above 10-kW applications, such as HEV/EV traction inverter, motor drive, on-board and off-board battery charger, solar inverter, and so forth. The galvanic isolation is implemented by the capacitive isolation technology, which can realize a reliable reinforced isolation between the low voltage DSP/MCU and high voltage side.


The ±10-A peak sink and source current of the UCC21750-Q1 can drive the SiC MOSFET modules and IGBT modules directly without an extra buffer. The driver can also be used to drive higher power modules or parallel modules with external buffer stage. The input side is isolated with the output side with a reinforced isolation barrier based on capacitive isolation technology. The device can support up to 1.5-kV_{RMS} working voltage, 12.8-kV_{PK} surge immunity with longer than 40 years isolation barrier life. The strong drive strength helps to switch the device fast and reduce the switching loss, while the 150-V/ns minimum CMTI assures the reliability of the system with fast switching speed. The small propagation delay and part-to-part skew can minimize the deadtime setting, so the conduction loss can be reduced.

The device includes extensive protection and monitor features to increase the reliability and robustness of the SiC MOSFET and IGBT based systems. The 12-V output side power supply UVLO is suitable for switches with gate voltage ≥ 15 V. The active miller clamp feature prevents the false turn on causing by miller capacitance during fast switching. The device has the state-of-art DESAT detection time and fault reporting function to the low voltage side DSP/MCU. The soft turn-off is triggered when the DESAT fault is detected, minimizing the short circuit energy while reducing the overshoot voltage on the switches.

The isolated analog to PWM sensor can be used as switch temperature sensing, DC bus voltage sensing, auxiliary power supply sensing, and so forth. The PWM signal can be fed directly to DSP/MCU or through a low-pass-filter as an analog signal.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power Supply

The input side power supply VCC can support a wide voltage range from 3 V to 5.5 V. The device supports both unipolar and bipolar power supply on the output side, with a wide range from 13 V to 33 V from VDD to VEE. The negative power supply with respect to switch source or emitter is usually adopted to avoid false turn on when the other switch in the phase leg is turned on. The negative voltage is especially important for SiC MOSFET due to its fast switching speed.

8.3.2 Driver Stage

The UCC21750-Q1 has ±10-A peak drive strength and is suitable for high power applications. The high drive strength can drive a SiC MOSFET module, IGBT module or paralleled discrete devices directly without extra buffer stage. The UCC21750-Q1 can also be used to drive higher power modules or parallel modules with extra buffer stage. Regardless of the values of VDD, the peak sink and source current can be kept at 10 A. The driver features an important safety function wherein, when the input pins are in floating condition, the OUTH/OUTL is

held in LOW state. The split output of the driver stage is depicted in $\ensuremath{\mathbb{R}}$ 8-1. The driver has rail-to-rail output by implementing a hybrid pull-up structure with a P-Channel MOSFET in parallel with an N-Channel MOSFET, and an N-Channel MOSFET to pulldown. The pull-up NMOS is the same as the pull down NMOS, so the on resistance R_{NMOS} is the same as R_{OL} . The hybrid pull-up structure delivers the highest peak-source current when it is most needed, during the miller plateau region of the power semiconductor turn-on transient. The R_{OH} in $\ensuremath{\mathbb{R}}$ 8-1 represents the on-resistance of the pull-up P-Channel MOSFET. However, the effective pull-up resistance is much smaller than R_{OH} . Because the pull-up N-Channel MOSFET has much smaller on-resistance than the P-Channel MOSFET, the pull-up N-Channel MOSFET dominates most of the turn-on transient, until the voltage on OUTH pin is about 3 V below VDD voltage. The effective resistance of the hybrid pull-up structure during this period is about 2 × R_{OL} . Then the P-Channel MOSFET pulls up the OUTH voltage to VDD rail. The low pull-up impedance results in strong drive strength during the turn-on transient, which shortens the charging time of the input capacitance of the power semiconductor and reduces the turn on switching loss.

The pull-down structure of the driver stage is implemented solely by a pull-down N-Channel MOSFET. This MOSFET can ensure the OUTL voltage be pulled down to VEE rail. The low pull-down impedance not only results in high sink current to reduce the turn-off time, but also helps to increase the noise immunity considering the miller effect.




图 8-1. Gate Driver Output Stage

8.3.3 VCC and VDD Undervoltage Lockout (UVLO)

The UCC21750-Q1 implements the internal UVLO protection feature for both input and output power supplies VCC and VDD. When the supply voltage is lower than the threshold voltage, the driver output is held as LOW. The output only goes HIGH when both VCC and VDD are out of the UVLO status. The UVLO protection feature not only reduces the power consumption of the driver itself during low power supply voltage condition, but also increases the efficiency of the power stage. For SiC MOSFET and IGBT, the on-resistance reduces while the gate-source voltage or gate-emitter voltage increases. If the power semiconductor is turned on with a low VDD value, the conduction loss increases significantly and can lead to a thermal issue and efficiency reduction of the power stage. The UCC21750-Q1 implements a 12-V threshold voltage of VDD UVLO, with 800-mV hysteresis. This threshold voltage is suitable for both SiC MOSFET and IGBT.

The UVLO protection block features with hysteresis and deglitch filter, which help to improve the noise immunity of the power supply. During the turn-on and turn-off switching transient, the driver sources and sinks a peak transient current from the power supply, which can result in sudden voltage drop of the power supply. With hysteresis and UVLO deglitch filter, the internal UVLO protection block ignores small noises during the normal switching transients.

The timing diagrams of the UVLO feature of VCC and VDD are shown in 2.7-8, and 2.7-9. The RDY pin on the input side is used to indicate the power good condition. The RDY pin is open drain. During UVLO condition, the RDY pin is held in low status and connected to GND. Normally the pin is pulled up externally to VCC to indicate the power good. The AIN-APWM function stops working during the UVLO status. The APWM pin on the input side is held LOW.

8.3.4 Active Pulldown

The UCC21750-Q1 implements an active pulldown feature to ensure the OUTH/OUTL pin clamping to VEE when the VDD is open. The OUTH/OUTL pin is in high-impedance status when VDD is open, the active pulldown feature can prevent the output be false turned on before the device is back to control.




图 8-2. Active Pulldown

8.3.5 Short Circuit Clamping

During short circuit condition, the miller capacitance can cause a current sinking to the OUTH/OUTL/CLMPI pin due to the high dV/dt and boost the OUTH/OUTL/CLMPI voltage. The short circuit clamping feature of the UCC21750-Q1 can clamp the OUTH/OUTL/CLMPI pin voltage to be slightly higher than VDD, which can protect the power semiconductors from a gate-source and gate-emitter overvoltage breakdown. This feature is realized by an internal diode from the OUTH/OUTL/CLMPI to VDD.




图 8-3. Short Circuit Clamping

8.3.6 Internal Active Miller Clamp

Active miller clamp feature is important to prevent the false turn-on while the driver is in OFF state. In applications which the device can be in synchronous rectifier mode, the body diode conducts the current during the deadtime while the device is in OFF state, the drain-source or collector-emitter voltage remains the same and the dV/dt happens when the other power semiconductor of the phase leg turns on. The low internal pull-down impedance of the UCC21750-Q1 can provide a strong pulldown to hold the OUTL to VEE. However, external gate resistance is usually adopted to limit the dV/dt. The miller effect during the turn on transient of the other power semiconductor can cause a voltage drop on the external gate resistor, which boost the gate-source or gate-emitter voltage. If the voltage on V_{GS} or V_{GE} is higher than the threshold voltage of the power semiconductor, a shoot through can happen and cause catastrophic damage. The active miller clamp feature of the UCC21750-Q1 drives an internal MOSFET, which connects to the device gate. The MOSFET is triggered when the gate voltage is lower than V_{CLMPTH} , which is 2 V above VEE, and creates a low impedance path to avoid the false turn on issue.




图 8-4. Active Miller Clamp

8.3.7 Desaturation (DESAT) Protection

The UCC21750-Q1 implements a fast overcurrent and short circuit protection feature to protect the IGBT module from catastrophic breakdown during fault. The DESAT pin of the device has a typical 9-V threshold with respect to COM, source or emitter of the power semiconductor. When the input is in floating condition, or the output is held in low state, the DESAT pin is pulled down by an internal MOSFET and held in LOW state, which prevents the overcurrent and short circuit fault from false triggering. The internal current source of the DESAT pin is activated only during the driver ON state, which means the overcurrent and short circuit protection feature only works when the power semiconductor is in on state. The internal pulldown MOSFET helps to discharge the voltage of DESAT pin when the power semiconductor is turned off. The UCC21750-Q1 features a 200-ns internal leading edge blanking time after the OUTH switches to high state. The internal current source is activated to charge the external blanking capacitor after the internal leading edge blanking time. The typical value of the internal current source is 500 µA.





图 8-5. DESAT Protection

8.3.8 Soft Turn-Off

The UCC21750-Q1 initiates a soft turn-off when the overcurrent and short circuit protection is triggered. When the overcurrent and short circuit fault happens, the IGBT transits from the active region to the desaturation region very fast. The channel current is controlled by the gate voltage and decreasing in a soft manner, thus the overshoot of the IGBT is limited and prevents the overvoltage breakdown. There is a tradeoff between the overshoot voltage and short circuit energy. The turn off speed must to be slow to limit the overshoot voltage, but the shutdown time must not be too long that the large energy dissipation can breakdown the device. The 400-mA soft turn-off current of the UCC21750-Q1 makes sure the power switches is safely turned off during short circuit events. The timing diagram of soft turn-off shows in $\boxed{8}$ 7-10.



8.3.9 Fault (FLT, Reset, and Enable (RST/EN)

The FLT pin of the UCC21750-Q1 is open drain and can report a fault signal to the DSP/MCU when the fault is detected through the DESAT pin. The FLT pin is pulled down to GND after the fault is detected, and is held low until a reset signal is received from RST/EN. The device has a fault mute time t_{FLTMUTE}, within which the device ignores any reset signal.

The $\overline{\mathsf{RST}}/\mathsf{EN}$ is pulled down internally by a 50-k Ω resistor, and is thus disabled by default when this pin is floating. Pull up externally to enable the driver. The pin has two purposes:

- To reset the FLT pin: to reset, then RST/EN pin is pulled low; if the pin is set and held in low state for more than t_{RSTFIL} after the mute time t_{FLTMUTE}, then the fault signal is reset and FLT is reset back to the high impedance status at the rising edge of the input signal at RST/EN pin.
- Enable and shutdown the device: if the RST/EN pin is pulled low for longer than t_{RSTFIL}, the driver disables and OUTL is activated to pull down the gate of the IGBT or SiC MOSFET. The pin must be pulled up externally to enable the part, otherwise the device is disabled by default.

8.3.10 Isolated Analog to PWM Signal Function

The UCC21750-Q1 features an isolated analog to PWM signal function from AIN to APWM pin, which allows the isolated temperature sensing, high voltage dc bus voltage sensing, and so forth. An internal current source I_{AIN} in AIN pin is implemented in the device to bias an external thermal diode or temperature sensing resistor. The UCC21750-Q1 encodes the voltage signal V_{AIN} to a PWM signal, passing through the reinforced isolation barrier, and output to APWM pin on the input side. The PWM signal can either be transferred directly to



DSP/MCU to calculate the duty cycle, or filtered by a simple RC filter as an analog signal. The AIN voltage input range is from 0.6 V to 4.5 V, and the corresponding duty cycle of the APWM output ranges from 88% to 10%. The duty cycle increases linearly from 10% to 88% while the AIN voltage decreases from 4.5 V to 0.6 V. This action corresponds to the temperature coefficient of the negative temperature coefficient (NTC) resistor and thermal diode. When AIN is floating, the AIN voltage is 5 V and the APWM operates at 400 kHz with approximately 10% duty cycle. The accuracy of the duty cycle is $\pm 3\%$ across temperature without one time calibration. The accuracy can be improved using calibration. The accuracy of the internal current source I_{AIN} is $\pm 3\%$ across temperature.

The isolated analog to PWM signal feature can also support other analog signal sensing, such as the high voltage dc bus voltage, and so forth. The internal current source I_{AIN} must be taken into account when designing the potential divider if sensing a high voltage.




图 8-7. Isolated Analog to PWM Signal

8.4 Device Functional Modes

The $\frac{1}{8}$ 8-1 lists the device function.

	INPUT							C	UTPUT		
VCC	VDD	VEE	IN+	IN-	RST/EN	AIN	RDY	FLT	OUTH/ OUTL	CLMPI	APWM
PU	PD	PU	Х	Х	Х	Х	Low	HiZ	Low	Low	Low
PD	PU	PU	Х	Х	Х	Х	Low	HiZ	Low	Low	Low
PU	PU	PU	Х	Х	Low	Х	HiZ	HiZ	Low	Low	Low
PU	Open	PU	Х	Х	Х	Х	Low	HiZ	HiZ	HiZ	HiZ
PU	PU	Open	Х	Х	Х	Х	Low	HiZ	Low	Low	Low
PU	PU	PU	Low	Х	High	Х	HiZ	HiZ	Low	Low	P*
PU	PU	PU	Х	High	High	Х	HiZ	HiZ	Low	Low	P*
PU	PU	PU	High	High	High	Х	HiZ	HiZ	Low	Low	P*
PU	PU	PU	High	Low	High	Х	HiZ	HiZ	High	HiZ	P*

表 8-1. Function Table

PU: Power Up (VCC \geq 2.85 V, VDD \geq 13.1 V, VEE \leq 0 V); PD: Power Down (VCC \leq 2.35 V, VDD \leq 9.9 V); X: Irrelevant; P*: PWM Pulse; HiZ: High Impedance

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLUSDH9



9 Applications and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The UCC21750-Q1 device is very versatile because of the strong drive strength, wide range of output power supply, high isolation ratings, high CMTI and superior protection and sensing features. The 1.5-kVRMS working voltage and 12.8-kVPK surge immunity can support up both SiC MOSFET and IGBT modules with DC bus voltage up to 2121 V. The device can be used in both low power and high power applications such as the traction inverter in HEV/EV, on-board charger and charging pile, motor driver, solar inverter, industrial power supplies and so forth. The device can drive the high power SiC MOSFET module, IGBT module or paralleled discrete device directly without external buffer drive circuit based on NPN/PNP bipolar transistor in totem-pole structure, which allows the driver to have more control to the power semiconductor and saves the cost and space of the board design. The UCC21750-Q1 can also be used to drive very high power modules or paralleled modules with external buffer stage. The input side can support power supply and microcontroller signal from 3.3 V to 5 V, and the device level shifts the signal to output side through reinforced isolation barrier. The device has wide output power supply range from 13 V to 33 V and support wide range of negative power supply. This feature allows the driver to be used in SiC MOSFET applications, IGBT application and many others. The 12-V UVLO benefits the power semiconductor with lower conduction loss and improves the system efficiency. As a reinforced isolated single channel driver, the device can be used to drive either a low-side or high-side driver.

The UCC21750-Q1 device features extensive protection and monitoring features, which can monitor, report and protect the system from various fault conditions.

- Fast detection and protection for the overcurrent and short circuit fault. The semiconductor is shutdown when the fault is detected and FLT pin is pulled down to indicate the fault detection. The device is latched unless reset signal is received from the RST/EN pin.
- Soft turn-off feature to protect the power semiconductor from catastrophic breakdown during overcurrent and short circuit fault. The shutdown energy can be controlled while the overshoot of the power semiconductor is limited.
- UVLO detection to protect the semiconductor from excessive conduction loss. After the device is detected to be in UVLO mode, the output is pulled down and RDY pin indicates the power supply is lost. The device is back to normal operation mode after the power supply is out of the UVLO status. The power good status can be monitored from the RDY pin.
- Analog signal sensing with isolated analog to PWM signal feature. This feature allows the device to sense the
 temperature of the semiconductor from the thermal diode or temperature sensing resistor, or dc bus voltage
 with resistor divider. A PWM signal is generated on the low voltage side with reinforced isolated from the high
 voltage side. The signal can be fed back to the microcontroller for the temperature monitoring, voltage
 monitoring and so forth.
- The active miller clamp feature protects the power semiconductor from false turn on.
- Enable and disable function through the RST/EN pin.
- · Short circuit clamping.
- · Active pulldown.

9.2 Typical Application

§ 9-1 shows the typical application of a half bridge using two UCC21750-Q1 isolated gate drivers. The half bridge is a basic element in various power electronics applications such as traction inverter in HEV/EV to convert the DC current of the electric vehicle's battery to the AC current to drive the electric motor in the propulsion system. The topology can also be used in motor drive applications to control the operating speed and torque of the AC motors.

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈






图 9-1. Typical Application Schematic

9.2.1 Design Requirements

The design of the power system for end equipment must consider some design requirements to ensure the reliable operation of the UCC21750-Q1 through the load range. The design considerations include the peak source and sink current, power dissipation, overcurrent and short circuit protection, AIN-APWM function for analog signal sensing and so forth.

A design example for a half bridge based on IGBT is given in this subsection. 表 9-1 shows the design parameters.

PARAMETER	VALUE
Input supply voltage	5 V
IN-OUT configuration	Non-inverting
Positive output voltage VDD	15 V
Negative output voltage VEE	- 5 V
DC bus voltage	800 V
Peak drain current	300 A
Switching frequency	50 kHz
Switch type	IGBT module

表 9-1. Design Parameters

9.2.2 Detailed Design Procedure

9.2.2.1 Input Filters for IN+, IN -, and RST/EN

In the applications of traction inverter or motor drive, the power semiconductors are in hard switching mode. With the strong drive strength of the UCC21750-Q1, the dV/dt can be high, especially for SiC MOSFET. Noise cannot

Copyright © 2023 Texas Instruments Incorporated

only be coupled to the gate voltage due to the parasitic inductance, but also to the input side as the non-ideal PCB layout and coupled capacitance.

The UCC21750-Q1 features a 40-ns internal deglitch filter to IN+, IN - and RST/EN pin. Any signal less than 40 ns can be filtered out from the input pins. For noisy systems, external low-pass filter can be added externally to the input pins. Adding low-pass filters to IN+, IN - and RST/EN pins can effectively increase the noise immunity and increase the signal integrity. When not in use, the IN+, IN - and RST/EN pins must not be floating. IN must be tied to GND if only IN+ is used for non-inverting input to output configuration. The purpose of the lowpass filter is to filter out the high frequency noise generated by the layout parasitics. While choosing the low-pass filter resistors and capacitors, both the noise immunity effect and delay time must be considered according to the system requirements.

9.2.2.2 PWM Interlock of IN+ and IN -

The UCC21750-Q1 features the PWM interlock for IN+ and IN - pins, which can be used to prevent the phase leg shoot through issue. As shown in 表 8-1, the output is logic low while both IN+ and IN - are logic high. When only IN+ is used, IN - can be tied to GND. To use the PWM interlock function, the PWM signal of the other switch in the phase leg can be sent to the IN - pin. As shown in \(\begin{align*} \begin{align*} 9-2 \\ \ext{.} \ext{ the PWM T is the PWM signal to top.} \end{align*} \) side switch, the PWM B is the PWM signal to bottom side switch. For the top side gate driver, the PWM T signal is given to the IN+ pin, while the PWM B signal is given to the IN- pin; for the bottom side gate driver, the PWM_B signal is given to the IN+ pin, while PWM_T signal is given to the IN- pin. When both PWM_T and PWM_B signals are high, the outputs of both gate drivers are logic low to prevent the shoot through condition.




图 9-2. PWM Interlock for a Half Bridge

9.2.2.3 FLT. RDY. and RST/EN Pin Circuitry

Both $\overline{\text{FLT}}$ and RDY pin are open-drain output. The $\overline{\text{RST}}/\text{EN}$ pin has a 50-k Ω internal pulldown resistor, so the driver is in OFF status if the \overline{RST}/EN pin is not pulled up externally. A 5 k Ω resistor can be used as pullup resistor for the FLT, RDY and RST/EN pins.

To improve the noise immunity due to the parasitic coupling and common mode noise, low pass filters can be added between the FLT, RDY and RST/EN pins and the microcontroller. A filter capacitor between 100 pF to 300 pF can be added.

35

English Data Sheet: SLUSDH9






图 9-3. FLT, RDY, and RST/EN Pins Circuitry

9.2.2.4 RST/EN Pin Control

The $\overline{\text{RST}}/\text{EN}$ pin has two functions. The pin is used to enable or shutdown the outputs of the driver and to reset the fault signaled on the $\overline{\text{FLT}}$ pin after DESAT is detected. $\overline{\text{RST}}/\text{EN}$ pin must to be pulled up to enable the device; when the pin is pulled down, the device is in disabled status. By default the driver is disabled with the internal $50 \text{k} \, \Omega$ pulldown resistor at this pin.

When the driver is latched after DESAT is detected, the \overline{FLT} pin and output are latched low and must be reset by the \overline{RST}/EN pin. The microcontroller must send a signal to \overline{RST}/EN pin after the fault to reset the driver. The driver does not respond until after the mute time $t_{FLTMUTE}$. The reset signal must be held low for at least t_{RSTFIL} after the mute time.

This pin can also be used to automatically reset the driver. The continuous input signal IN+ or IN- can be applied to \overline{RST}/EN pin. There is no separate reset signal from the microcontroller when configuring the driver this way. If the PWM is applied to the non-inverting input IN+, then IN+ can also be tied to \overline{RST}/EN pin. If the PWM is applied to the inverting input IN – , then a NOT logic is needed between the PWM signal from the microcontroller and the \overline{RST}/EN pin. Using either configuration results in the driver being reset in every switching cycle without an extra control signal from microcontroller tied to \overline{RST}/EN pin. One must ensure the PWM off-time is greater than t_{RSTFIL} in order to reset the driver in cause of a DESAT fault.




图 9-4. Automatic Reset Control

9.2.2.5 Turn-On and Turn-Off Gate Resistors

The UCC21750-Q1 features split outputs OUTH and OUTL, which enables the independent control of the turn on and turn off switching speed. The turn on and turn off resistance determine the peak source and sink current, which controls the switching speed in turn. Meanwhile, the power dissipation in the gate driver must be considered to ensure the device is in the thermal limit. At first, the peak source and sink current are calculated

$$\begin{split} I_{source_pk} &= min(10A, \frac{VDD - VEE}{R_{OH_EFF} + R_{ON} + R_{G_Int}}) \\ I_{sink_pk} &= min(10A, \frac{VDD - VEE}{R_{OL} + R_{OFF} + R_{G_Int}}) \end{split} \tag{1}$$

Where

R_{OH EFF} is the effective internal pull up resistance of the hybrid pull-up structure, shown in 🛚 8-1, which is approximately 2 × R_{OL} , about 0.7 Ω . This is the dominant resistance during the switching transient of the pull up structure.

Product Folder Links: UCC21750-Q1

- $R_{\text{OI}}\,$ is the internal pulldown resistance, about 0.3 $\Omega.$
- R_{ON} is the external turn on gate resistance.
- R_{OFF} is the external turn off gate resistance.
- R_{G Int} is the internal resistance of the SiC MOSFET or IGBT module.

Copyright © 2023 Texas Instruments Incorporated

37






图 9-5. Output Model for Calculating Peak Gate Current

For example, for an IGBT module based system with the following parameters:

- $Q_0 = 3300 \text{ nC}$
- $R_{G Int} = 1.7 \Omega$
- $R_{ON} = R_{OFF} = 1 \Omega$

The peak source and sink current in this case are:

Thus, by using a 1- Ω external gate resistance, the peak source current is 5.9 A, the peak sink current is 6.7 A. The collector-to-emitter dV/dt during the turn on switching transient is dominated by the gate current at the miller plateau voltage. The hybrid pullup structure ensures the peak source current at the miller plateau voltage, unless the turn on gate resistor is too high. The faster the collector-to-emitter, V_{ce} , voltage rises to V_{DC} , the smaller the turn on switching loss is. The dV/dt can be estimated as Q_{gc}/I_{source_pk} . For the turn off switching transient, the drain-to-source dV/dt is dominated by the load current, unless the turn off gate resistor is too high. After V_{ce} reaches the dc bus voltage, the power semiconductor is in saturation mode and the channel current is controlled by V_{ge} . The peak sink current determines the dI/dt, which dominates the V_{ce} voltage overshoot accordingly. If using relatively large turn off gate resistance, the V_{ce} overshoot can be limited. The overshoot can be estimated by:

$$\Delta V_{ce} = L_{stray} \cdot I_{load} / ((R_{OFF} + R_{OL} + R_{G_Int}) \cdot C_{ies} \cdot In(V_{plat} / V_{th}))$$
(3)

Where

- L_{stray} is the stray inductance in power switching loop, as shown in 图 9-6
- I_{load} is the load current, which is the turn off current of the power semiconductor
- C_{ies} is the input capacitance of the power semiconductor
- V_{plat} is the plateau voltage of the power semiconductor
- V_{th} is the threshold voltage of the power semiconductor

38 提交文档反馈

Copyright © 2023 Texas Instruments Incorporated




图 9-6. Stray Parasitic Inductance of IGBTs in a Half-Bridge Configuration

The power dissipation must be taken into account to maintain the gate driver within the thermal limit. The power loss of the gate driver includes the quiescent loss and the switching loss, which can be calculated as:

$$P_{DR} = P_{Q} + P_{SW} \tag{4}$$

 P_Q is the quiescent power loss for the driver, which is I_q x (VDD-VEE) = 5 mA × 20 V = 0.100 W. The quiescent power loss is the power consumed by the internal circuits such as the input stage, reference voltage, logic circuits, protection circuits when the driver is switching when the driver is biased with VDD and VEE, and also the charging and discharing current of the internal circuit when the driver is switching. The power dissipation when the driver is switching can be calculated as:

$$P_{\text{SW}} = \frac{1}{2} \cdot \left(\frac{R_{\text{OH_EFF}}}{R_{\text{OH_EFF}} + R_{\text{ON}} + R_{\text{G_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OFF}} + R_{\text{G_Int}}} \right) \cdot \left(\text{VDD-VEE} \right) \cdot f_{\text{sw}} \cdot Q_{\text{g}}$$

$$(5)$$

Product Folder Links: UCC21750-Q1

Where

- Qq is the gate charge required at the operation point to fully charge the gate voltage from VEE to VDD
- f_{sw} is the switching frequency

39



In this example, the P_{SW} can be calculated as:

$$P_{\text{SW}} = \frac{1}{2} \cdot (\frac{R_{\text{OH_EFF}}}{R_{\text{OH_EFF}} + R_{\text{ON}} + R_{\text{G_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OFF}} + R_{\text{G_Int}}}) \cdot (\text{VDD-VEE}) \cdot f_{\text{sw}} \cdot Q_{\text{g}} = 0.505 \text{W}$$
 (6)

Thus, the total power loss is:

$$P_{DR} = P_{Q} + P_{SW} = 0.10W + 0.505W = 0.605W$$
(7)

When the board temperature is 125°C, the junction temperature can be estimated as:

$$T_{j} = T_{b} + \psi_{jb} \cdot P_{DR} \approx 150 \,^{\circ} C \tag{8}$$

Therefore, for the application in this example, with 125°C board temperature, the maximum switching frequency is approximately 50 kHz to keep the gate driver in the thermal limit. By using a lower switching frequency, or increasing external gate resistance, the gate driver can be operated at a higher switching frequency.

9.2.2.6 Overcurrent and Short Circuit Protection

A standard desaturation circuit can be applied to the DESAT pin. If the voltage of the DESAT pin is higher than the threshold V_{DESAT} , the soft turn-off is initiated. A fault is reported to the input side to DSP/MCU. The output is held to LOW after the fault is detected, and can only be reset by the \overline{RST}/EN pin. The state-of-art overcurrent and short circuit detection time helps to ensure a short shutdown time for SiC MOSFET and IGBT.

If DESAT pin is not in use, it must be tied to COM to avoid overcurrent fault false triggering.

- TI recommends fast reverse recovery high voltage diode in the desaturation circuit. A resistor is recommended in series with the high voltage diode to limit the inrush current.
- Ti recommends a Schottky diode from COM to DESAT to prevent driver damage caused by negative voltage.
- TI recommends a Zener diode from COM to DESAT to prevent driver damage caused by positive voltage.

9.2.2.7 Isolated Analog Signal Sensing

The isolated analog signal sensing feature provides a simple isolated channel for the isolated temperature detection, voltage sensing and so forth. One typical application of this function is the temperature monitor of the power semiconductor. Thermal diodes or temperature sensing resistors are integrated in the SiC MOSFET or IGBT module close to the dies to monitor the junction temperature. The UCC21750-Q1 has an internal 200-uA current source with ±3% accuracy across temperature, which can forward bias the thermal diodes or create a voltage drop on the temperature sensing resistors. The sensed voltage from the AIN pin is passed through the isolation barrier to the input side and transformed to a PWM signal. The duty cycle of the PWM changes linearly from 10% to 88% when the AIN voltage changes from 4.5 V to 0.6 V and can be represented using 方程式 9.

$$D_{APWM}(\%) = -20 * V_{AIN} + 100$$
(9)

9.2.2.7.1 Isolated Temperature Sensing

A typical application circuit is shown in \boxtimes 9-7. To sense temperature, the AIN pin is connected to the thermal diode or thermistor which can be discrete or integrated within the power module. TI recommends a low pass filter for the AIN input. Because the temperature signal does not have a high bandwidth, the low pass filter is mainly used for filtering the noise introduced by the switching of the power device, which does not require stringent control for propagation delay. The filter capacitance for C_{filt} can be chosen between 1 nF to 100 nF and the filter resistance R_{filt} between 1 Ω to 10 Ω according to the noise level.

The output of APWM is directly connected to the microcontroller to measure the duty cycle dependent on the voltage input at AIN, using 方程式 9.

Copyright © 2023 Texas Instruments Incorporated




图 9-7. Thermal Diode or Thermistor Temperature Sensing Configuration

When a high-precision voltage supply for VCC is used on the primary side of UCC21750-Q1 the duty cycle output of APWM can also be filtered and the voltage measured using the microcontroller's ADC input pin, as shown in \boxtimes 9-8. The frequency of APWM is 400 kHz, so the value for $R_{filt\ 2}$ and $C_{filt\ 2}$ must be such that the cutoff frequency is below 400 kHz. Temperature does not change rapidly, thus the rise time due to the RC constant of the filter is not under a strict requirement.




图 9-8. APWM Channel with Filtered Output

The example below shows the results using a 4.7-k Ω NTC, NTCS0805E3472FMT, in series with a 3-k Ω resistor and also the thermal diode using four diode-connected MMBT3904 NPN transistors. The sensed voltage of the 4 MMBT3904 thermal diodes connected in series ranges from about 2.5 V to 1.6 V from 25°C to 135°C, corresponding to 50% to 68% duty cycle. The sensed voltage of the NTC thermistor connected in series with the $3-k \Omega$ resistor ranges from about 1.5 V to 0.6 V from 25°C to 135°C, corresponding to 70% to 88% duty cycle. The voltage at VAIN of both sensors and the corresponding measured duty cycle at APWM is shown in \(\begin{aligned} \begin{aligned} \text{9-9.} \end{aligned} \)

Product Folder Links: UCC21750-Q1

41






图 9-9. Thermal Diode and NTC V_{AIN} and Corresponding Duty Cycle at APWM

The duty cycle output has an accuracy of $\pm 3\%$ throughout temperature without any calibration, as shown in \boxtimes 9-10 but with single-point calibration at 25°C, the duty accuracy can be improved to $\pm 1\%$, as shown in \boxtimes 9-11.




图 9-10. APWM Duty Error Without Calibration




图 9-11. APWM Duty Error With Single-Point Calibration

9.2.2.7.2 Isolated DC Bus Voltage Sensing

The AIN to APWM channel can be used for other applications such as the DC-link voltage sensing, as shown in § 9-12. The same filtering requirements as given above can be used in this case, as well. The number of attenuation resistors, R_{atten_1} through R_{atten_n} , is dependent on the voltage level and power rating of the resistor. The voltage is finally measured across R_{LV_DC} to monitor the stepped-down voltage of the HV DC-link which must fall within the voltage range of AIN from 0.6 V to 4.5 V. The driver must be referenced to the same point as the measurement reference, thus in the case shown below the UCC21750-Q1 is driving the lower IGBT in the half-bridge and the DC-link voltage measurement is referenced to COM. The internal current source I_{AIN} must be taken into account when designing the resistor divider. The AIN pin voltage is:




图 9-12. DC-link Voltage Sensing Configuration

Product Folder Links: UCC21750-Q1



9.2.2.8 Higher Output Current Using an External Current Buffer

To increase the IGBT gate drive current, a non-inverting current buffer (such as the NPN/PNP buffer shown in § 9-13) can be used. Inverting types are not compatible with the desaturation fault protection circuitry and must be avoided. The MJD44H11/MJD45H11 pair is appropriate for peak currents up to 15 A, the D44VH10/ D45VH10 pair is up to 20-A peak.

In the case of an over-current detection, the soft turn off (STO) is activated. External components must be added to implement STO instead of normal turn off speed when an external buffer is used. C_{STO} sets the timing for soft turn off and R_{STO} limits the inrush current to below the current rating of the internal FET (10A). R_{STO} must be at least (VDD - VEE)/10. The soft turn off timing is determined by the internal current source of 400 mA and the capacitor C_{STO} . C_{STO} is calculated using \hbar 程式 11.

$$C_{STO} = \frac{I_{STO} \cdot t_{STO}}{VDD - VEE}$$
(11)

- I_{STO} is the internal STO current source, 400 mA
- t_{STO} is the desired STO timing





图 9-13. Current Buffer for Increased Drive Strength

9.2.3 Application Curves



Copyright © 2023 Texas Instruments Incorporated

10 Power Supply Recommendations

During the turn on and turn off switching transient, the peak source and sink current is provided by the VDD and VEE power supply. The large peak current is possible to drain the VDD and VEE voltage level and cause a voltage droop on the power supplies. To stabilize the power supply and ensure a reliable operation, TI recommends a set of decoupling capacitors at the power supplies. Considering the UCC21750-Q1 has ±10-A peak drive strength and can generate high dV/dt, TI recommends a 10-µF bypass cap between VDD and COM, VEE and COM. TI recommends a 1-µF bypass cap between VCC and GND due to less current comparing with output side power supplies. A 0.1-µF decoupling cap is also recommended for each power supply to filter out high frequency noise. The decoupling capacitors must be low ESR and ESL to avoid high frequency noise, and must be placed as close as possible to the VCC, VDD and VEE pins to prevent noise coupling from the system parasitics of PCB layout.

Product Folder Links: UCC21750-Q1

45

提交文档反馈

English Data Sheet: SLUSDH9



11 Layout

11.1 Layout Guidelines

Due to the strong drive strength of the UCC21750-Q1, careful considerations must be taken in PCB design. Below are some key points:

- The driver must be placed as close as possible to the power semiconductor to reduce the parasitic inductance of the gate loop on the PCB traces.
- The decoupling capacitors of the input and output power supplies must be placed as close as possible to the
 power supply pins. The peak current generated at each switching transient can cause high dl/dt and voltage
 spike on the parasitic inductance of PCB traces.
- The driver COM pin must be connected to the Kelvin connection of SiC MOSFET source or IGBT emitter. If the power device does not have a split Kelvin source or emitter, the COM pin must be connected as close as possible to the source or emitter terminal of the power device package to separate the gate loop from the high power switching loop
- Use a ground plane on the input side to shield the input signals. The input signals can be distorted by the high frequency noise generated by the output side switching transients. The ground plane provides a low-inductance filter for the return current flow.
- If the gate driver is used for the low side switch which the COM pin connected to the dc bus negative, use the ground plane on the output side to shield the output signals from the noise generated by the switch node; if the gate driver is used for the high side switch, which the COM pin is connected to the switch node, ground plane is not recommended
- If ground plane is not used on the output side, separate the return path of the DESAT and AIN ground loop from the gate loop ground which has large peak source and sink current.
- No PCB trace or copper is allowed under the gate driver. TI recommends a PCB cutout to avoid any noise coupling between the input and output side which can contaminate the isolation barrier.

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *UCC21750-Q1*



11.2 Layout Example




图 11-1. Layout Example

47

English Data Sheet: SLUSDH9



12 Device and Documentation Support

12.1 Device Support

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

Isolation Glossary

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的使用条款。

12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

12.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

> Copyright © 2023 Texas Instruments Incorporated Product Folder Links: UCC21750-Q1

> > English Data Sheet: SLUSDH9

www.ti.com 1-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UCC21750QDWQ1	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 125	UCC21750Q
UCC21750QDWRQ1	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21750Q
UCC21750QDWRQ1.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21750Q
UCC21750QDWRQ1.B	Active	Production	SOIC (DW) 16	2000 LARGE T&R	-	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21750Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC21750-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 1-Aug-2025

• Catalog : UCC21750

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC21750QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UCC21750QDWRQ1	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC21750QDWRQ1	SOIC	DW	16	2000	353.0	353.0	32.0
UCC21750QDWRQ1	SOIC	DW	16	2000	353.0	353.0	32.0

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司