



## 目录

1	特性 .....	1	7.3	Feature Description .....	10
2	应用 .....	1	7.4	Device Functional Modes .....	11
3	说明 .....	1	7.5	μA741Y Chip Information .....	11
4	修订历史记录 .....	2	8	<b>Application and Implementation</b> .....	12
5	<b>Pin Configurations and Functions</b> .....	4	8.1	Application Information .....	12
6	<b>Specifications</b> .....	5	8.2	Typical Application .....	12
6.1	Absolute Maximum Ratings .....	5	9	<b>Power Supply Recommendations</b> .....	14
6.2	Recommended Operating Conditions .....	5	10	<b>Layout</b> .....	14
6.3	Thermal Information .....	5	10.1	Layout Guidelines .....	14
6.4	Electrical Characteristics: μA741C .....	6	10.2	Layout Example .....	14
6.5	Electrical Characteristics: μA741Y .....	7	11	<b>器件和文档支持</b> .....	16
6.6	Switching Characteristics: μA741C .....	7	11.1	接收文档更新通知 .....	16
6.7	Switching Characteristics: μA741Y .....	7	11.2	商标 .....	16
6.8	Typical Characteristics .....	8	11.3	静电放电警告 .....	16
7	<b>Detailed Description</b> .....	10	11.4	Glossary .....	16
7.1	Overview .....	10	12	<b>机械、封装和可订购信息</b> .....	16
7.2	Functional Block Diagram .....	10			

## 4 修订历史记录

### Changes from Revision F (May 2017) to Revision G Page

•	Changed supply voltage unit from "°C" to "V" in <i>Absolute Maximum Ratings</i> table .....	5
---	---	---

### Changes from Revision E (January 2015) to Revision F Page

•	根据最新文档和翻译标准更新了数据表文本 .....	1
•	已删除 <i>说明</i> 部分中有关 μA741M 器件（过时的封装）的文本 .....	1
•	已添加 向器件信息 表添加了 μA741CD、μA741CP 和 μA741CPS 器件 .....	1
•	已删除 从器件信息 表删除了 μA741x 器件 .....	1
•	Updated pinout diagrams and <i>Pin Functions</i> tables in the <i>Pin Configurations and Functions</i> section .....	4
•	Deleted μA741M pinout drawings information from <i>Pin Configurations and Functions</i> section .....	4
•	Deleted Electrical Characteristics: μA741M table from <i>Specifications</i> section .....	5
•	Added operating junction temperature (T <sub>J</sub> ) and values to <i>Absolute Maximum Ratings</i> table .....	5
•	Deleted text regarding μA741M from <i>Absolute Maximum Ratings</i> table .....	5
•	Deleted text regarding μA741M device from <i>Recommended Operating Conditions</i> table .....	5
•	Deleted <i>Dissipation Ratings</i> table .....	5
•	Added <i>Thermal Information</i> table and values .....	5
•	Deleted μA741M in <i>Switching Characteristics</i> table .....	7
•	Correct typo in 图 1 .....	8
•	已删除 text regarding μA741M device from <i>Detailed Description</i> section .....	10
•	Updated text in <i>Overview</i> section .....	10
•	已添加 2017 copyright to <i>Functional Block Diagram</i> .....	10
•	已添加 caption to 图 11 in <i>Device Functional Modes</i> section .....	11
•	已更改 pins 1 and 5 from "NC" to "Offset N1" and "Offset N2" in 图 18 .....	15

---

**Changes from Revision D (February 2014) to Revision E** **Page**


---

- 添加了应用、器件信息表、引脚功能表、ESD 额定值表、热性能信息表、特性说明部分、器件功能模式、应用和  
实施部分、电源建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分。 ..... 1
  - Moved *Typical Characteristics* into *Specifications* section. .... 8
- 

---

**Changes from Revision C (January 2014) to Revision D** **Page**


---

- Fixed *Typical Characteristics* graphs to remove extra lines. .... 8
- 

---

**Changes from Revision B (September 2000) to Revision C** **Page**


---


- 将文档更新为新的 TI 数据表格式 - 无规格变化。 ..... 1
  - 已删除 订购信息表。 ..... 1
-

**uA741**

ZHCSHE5G – NOVEMBER 1970 – REVISED JANUARY 2018

[www.ti.com.cn](http://www.ti.com.cn)

## 5 Pin Configurations and Functions



NC- no internal connection

### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
IN+	3	I	Noninverting input
IN-	2	I	Inverting input
NC	8	—	No internal connection
OFFSET N1	1	I	External input offset voltage adjustment
OFFSET N2	5	I	External input offset voltage adjustment
OUT	6	O	Output
VCC+	7	—	Positive supply
VCC-	4	—	Negative supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over virtual junction temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, $V_{CC}$ <sup>(2)</sup>	μA741C	–18	18	V
Differential input voltage, $V_{ID}$ <sup>(3)</sup>	μA741C	–15	15	V
Input voltage, $V_I$ (any input) <sup>(2)(4)</sup>	μA741C	–15	15	V
Voltage between offset null (either OFFSET N1 or OFFSET N2) and $V_{CC-}$	μA741C	–15	15	V
Duration of output short circuit <sup>(5)</sup>		Unlimited		
Continuous total power dissipation		See <a href="#">Thermal Information</a>		
Case temperature for 60 seconds	μA741C	N/A	N/A	°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	μA741C	N/A	N/A	°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D, P, or PS package		260	°C
Operating junction temperature, $T_J$			150	°C
Storage temperature range, $T_{stg}$	μA741C	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, unless otherwise noted, are with respect to the midpoint between  $V_{CC+}$  and  $V_{CC-}$ .
- (3) Differential voltages are at  $IN+$  with respect to  $IN-$ .
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) The output may be shorted to ground or either power supply.

### 6.2 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{CC+}$ — Supply voltage		5	15	V
$V_{CC-}$		–5	–15	V
$T_A$ — Operating free-air temperature	μA741C	0	70	°C

### 6.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		μA741			UNIT
		D (SOIC)	P (PDIP)	PS (SO)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	129.2	87.4	119.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	73.6	89.3	66	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	72.4	64.4	70	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	25.9	49.8	27.2	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	71.7	64.1	69	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.4 Electrical Characteristics: $\mu$ A741C

at specified virtual junction temperature,  $V_{CC\pm} = \pm 15$  V (unless otherwise noted)

PARAMETER		TEST CONDITIONS <sup>(1)</sup>		MIN	TYP	MAX	UNIT
$V_{IO}$	Input offset voltage	$V_O = 0$	25°C		1	6	mV
			Full range			7.5	
$\Delta V_{IO(adj)}$	Offset voltage adjust range	$V_O = 0$	25°C		$\pm 15$		mV
$I_{IO}$	Input offset current	$V_O = 0$	25°C		20	200	nA
			Full range			300	
$I_{IB}$	Input bias current	$V_O = 0$	25°C		80	500	nA
			Full range			800	
$V_{ICR}$	Common-mode input voltage range	25°C		$\pm 12$	$\pm 13$		V
		Full range		$\pm 12$			
$V_{OM}$	Maximum peak output voltage swing	$R_L = 10\text{ k}\Omega$	25°C	$\pm 12$	$\pm 14$		V
		$R_L \geq 10\text{ k}\Omega$	Full range	$\pm 12$			
		$R_L = 2\text{ k}\Omega$	25°C	$\pm 10$			
		$R_L \geq 2\text{ k}\Omega$	Full range	$\pm 10$			
$A_{VD}$	Large-signal differential voltage amplification	$R_L \geq 2\text{ k}\Omega$	25°C	20	200		V/mV
		$V_O = \pm 10\text{ V}$	Full range	15			
$r_i$	Input resistance	25°C		0.3	2		M $\Omega$
$r_o$	Output resistance	$V_O = 0$ ; see <sup>(2)</sup>	25°C		75		$\Omega$
$C_i$	Input capacitance	25°C			1.4		pF
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICRmin}$	25°C	70	90		dB
			Full range	70			
$k_{SVS}$	Supply voltage sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ )	$V_{CC} = \pm 9\text{ V to } \pm 15\text{ V}$	25°C		30	150	$\mu\text{V/V}$
			Full range			150	
$I_{OS}$	Short-circuit output current	25°C			$\pm 25$	$\pm 40$	mA
$I_{CC}$	Supply current	$V_O = 0$ ; no load	25°C		1.7	2.8	mA
			Full range			3.3	
$P_D$	Total power dissipation	$V_O = 0$ ; no load	25°C		50	85	mW
			Full range			100	

(1) All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range for the  $\mu$ A741C is 0°C to 70°C.

(2) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

## 6.5 Electrical Characteristics: $\mu$ A741Y

at specified virtual junction temperature,  $V_{CC\pm} = \pm 15$  V,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
$V_{IO}$	Input offset voltage	$V_O = 0$		1	5	mV
$\Delta V_{IO(\text{adj})}$	Offset voltage adjust range	$V_O = 0$		$\pm 15$		mV
$I_{IO}$	Input offset current	$V_O = 0$		20	200	nA
$I_{IB}$	Input bias current	$V_O = 0$		80	500	nA
$V_{ICR}$	Common-mode input voltage range		$\pm 12$	$\pm 13$		V
$V_{OM}$	Maximum peak output voltage swing	$R_L = 10\text{ k}\Omega$	$\pm 12$	$\pm 14$		V
		$R_L = 2\text{ k}\Omega$	$\pm 10$	$\pm 13$		
$A_{VD}$	Large-signal differential voltage amplification	$R_L \geq 2\text{ k}\Omega$	20	200		V/mV
$r_i$	Input resistance		0.3	2		M $\Omega$
$r_o$	Output resistance	$V_O = 0$ ; see <sup>(1)</sup>		75		$\Omega$
$C_i$	Input capacitance			1.4		pF
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR\text{min}}$	70	90		dB
$k_{SVS}$	Supply voltage sensitivity ( $\Delta V_{IO}/\Delta V_{CC}$ )	$V_{CC} = \pm 9$ V to $\pm 15$ V		30	150	$\mu\text{V/V}$
$I_{OS}$	Short-circuit output current			$\pm 25$	$\pm 40$	mA
$I_{CC}$	Supply current	$V_O = 0$ ; no load		1.7	2.8	mA
$P_D$	Total power dissipation	$V_O = 0$ ; no load		50	85	mW

(1) This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

(2) All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.

## 6.6 Switching Characteristics: $\mu$ A741C

over operating free-air temperature range,  $V_{CC\pm} = \pm 15$  V,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_r$	Rise time	$V_I = 20\text{ mV}$ , $R_L = 2\text{ k}\Omega$		0.3		$\mu\text{s}$
	Overshoot factor	$C_L = 100\text{ pF}$ ; see <a href="#">图 1</a>		5%		
SR	Slew rate at unity gain	$V_I = 10\text{ V}$ , $R_L = 2\text{ k}\Omega$ $C_L = 100\text{ pF}$ ; see <a href="#">图 1</a>		0.5		V/ $\mu\text{s}$


## 6.7 Switching Characteristics: $\mu$ A741Y

over operating free-air temperature range,  $V_{CC\pm} = \pm 15$  V,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_r$	Rise time	$V_I = 20\text{ mV}$ , $R_L = 2\text{ k}\Omega$		0.3		$\mu\text{s}$
	Overshoot factor	$C_L = 100\text{ pF}$ ; see <a href="#">图 1</a>		5%		
SR	Slew rate at unity gain	$V_I = 10\text{ V}$ , $R_L = 2\text{ k}\Omega$ $C_L = 100\text{ pF}$ ; see <a href="#">图 1</a>		0.5		V/ $\mu\text{s}$

## 6.8 Typical Characteristics


Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




**图 1. Rise Time, Overshoot, and Slew Rate**




**图 2. Input Offset Current vs Free-Air Temperature**



**图 3. Input Bias Current vs Free-Air Temperature**



**图 4. Maximum Output Voltage vs Load Resistance**



**图 5. Maximum Peak Output Voltage vs Frequency**



## Typical Characteristics (接下页)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




图 6. Open-Loop Signal Differential Voltage Amplification vs Supply Voltage




图 7. Open-Loop Large-Signal Differential Voltage Amplification vs Frequency




图 8. Common-Mode Rejection Ratio vs Frequency




图 9. Output Voltage vs Elapsed Time





图 10. Voltage-Follower Large-Signal Pulse Response

## 7 Detailed Description

### 7.1 Overview

The  $\mu$ A741 has been a popular operational amplifier for over four decades. Typical open loop gain is 106 dB while driving a 2000- $\Omega$  load. Short circuit tolerance, offset voltage trimming, and unity-gain stability makes the  $\mu$ A741 useful for many applications.

### 7.2 Functional Block Diagram



#### Component Count

Transistors	22
Resistors	11
Diode	1
Capacitor	1

Copyright © 2017, Texas Instruments Incorporated

### 7.3 Feature Description

#### 7.3.1 Offset-Voltage Null Capability

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas ( $\beta$ ), collector or emitter resistors and so forth. The input offset pins allow the designer to adjust for mismatches caused by external circuitry. See [Application and Implementation](#) for more details on design techniques.

## Feature Description (接下页)

### 7.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change an output when there is a change on the input. The  $\mu$ A741 device has a  $0.5\text{-V}/\mu\text{s}$  slew rate. Parameters that vary significantly with operating voltages or temperature are shown in [Typical Characteristics](#).

### 7.4 Device Functional Modes

The  $\mu$ A741 device is powered on when the power supply is connected. The device can operate as a single-supply or dual-supply operational amplifier depending on the application.

### 7.5 $\mu$ A741Y Chip Information

When properly assembled, this chip displays characteristics similar to the  $\mu$ A741C device. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips can be mounted with conductive epoxy or a gold-silicon preform.




图 11. Bonding Pad Assignments

## 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The input offset voltage of operational amplifiers (op amps) arises from unavoidable mismatches in the differential input stage of the op-amp circuit caused by mismatched transistor pairs, collector currents, current-gain betas ( $\beta$ ), collector or emitter resistors and so forth. The input offset pins allow the designer to adjust for mismatches resulting from external circuitry. These input mismatches can be adjusted by placing resistors or a potentiometer between the inputs as shown in 图 12. A potentiometer can fine-tune the circuit during testing or for applications which require precision offset control. For more information about designing using the input-offset pins, see [Nulling Input Offset Voltage of Operational Amplifiers](#).




图 12. Input Offset Voltage Null Circuit

### 8.2 Typical Application

The voltage follower configuration of the operational amplifier is used for applications where a weak signal drives a relatively high current load. This circuit is also called a buffer amplifier or unity-gain amplifier. The inputs of an operational amplifier have a very high resistance which puts a negligible current load on the voltage source. The output resistance of the operational amplifier is almost negligible, so the resistance can provide as much current as necessary to the output load.




图 13. Voltage Follower Schematic

## Typical Application (接下页)

### 8.2.1 Design Requirements

- Output range from 2 V to 11.5 V
- Input range from 2 V to 11.5 V
- Resistive feedback to negative input

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Swing

The output voltage of an operational amplifier is limited by the internal circuitry to some level below the supply rails. For this amplifier, the output voltage swing is within  $\pm 12$  V, which accommodates the input and output voltage requirements.

#### 8.2.2.2 Supply and Input Voltage

For correct operation of the amplifier, neither input must be higher than the recommended positive supply rail voltage or lower than the recommended negative supply rail voltage. The selected amplifier must be able to operate at the supply voltage that accommodates the inputs. Because the input for this application goes up to 11.5 V, the supply voltage must be 12 V. Using a negative voltage on the lower rail rather than ground allows the amplifier to maintain linearity for inputs below 2 V.

### 8.2.3 Application Curves for Output Characteristics




图 14. Output Voltage vs Input Voltage




图 15. Current Drawn Input of Voltage Follower ( $I_{IO}$ ) vs Input Voltage




图 16. Current Drawn from Supply ( $I_{CC}$ ) vs Input Voltage

## 9 Power Supply Recommendations

The  $\mu$ A741 device is specified for operation from  $\pm 5$  to  $\pm 15$  V; many specifications apply from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ . [Typical Characteristics](#) presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see [Layout Guidelines](#).

### CAUTION

Supply voltages larger than  $\pm 18$  V can permanently damage the device (see [Absolute Maximum Ratings](#)).

## 10 Layout

### 10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from  $V+$  to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see [Circuit Board Layout Techniques](#).
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close as possible to the device. Keeping  $R_F$  and  $R_G$  close to the inverting input minimizes parasitic capacitance, as shown in [Layout Example](#).
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

### 10.2 Layout Example





图 17. Operational Amplifier Schematic for Noninverting Configuration

## Layout Example (接下页)



**图 18. Operational Amplifier Board Layout for Noninverting Configuration**

## 11 器件和文档支持

### 11.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.2 商标

All trademarks are the property of their respective owners.

### 11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。



## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">UA741CD</a>	Obsolete	Production	SOIC (D)   8	-	-	Call TI	Call TI	0 to 70	UA741C
<a href="#">UA741CDR</a>	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C
UA741CDR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	UA741C
<a href="#">UA741CP</a>	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA741CP
UA741CP.A	Active	Production	PDIP (P)   8	50   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UA741CP
UA741CPE4	Active	Production	PDIP (P)   8	50   TUBE	-	Call TI	Call TI	0 to 70	
<a href="#">UA741CPSR</a>	Active	Production	SO (PS)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	U741
UA741CPSR.A	Active	Production	SO (PS)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	U741
UA741CPSRE4	Active	Production	SO (PS)   8	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	U741

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA741CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA741CPSR	SO	PS	8	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA741CDR	SOIC	D	8	2500	353.0	353.0	32.0
UA741CPSR	SO	PS	8	2000	353.0	353.0	32.0

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
UA741CP	P	PDIP	8	50	506	13.97	11230	4.32
UA741CP.A	P	PDIP	8	50	506	13.97	11230	4.32



**D0008A**

# PACKAGE OUTLINE

**SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

## NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



# MECHANICAL DATA

PS (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



4040063/C 03/03

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司