


具有电平转换器和专用双LDO的双SIM卡电源

查询样品: TXS4558

特性

- 电平转换器
 - V_{CC}的电压范围 1.65 V 至 3.3 V
 - V_{BATT}的电压范围 2.3 V 至 5.5 V
- 低压降 (LDO) 稳压器
 - 50-mA LDO 调节器具有可用的
 - 1.8-V 或者 2.95-V 可选输出电压
 - 超低压降: 在100 mV (最大值) 电压下 50 mA
- 通过GPIO 接口与基带处理器实现控制和通信
- 用于 SIM1 和 SIM2 卡的分离时钟停止模式
- ESD 保护等级超过 JESD 22 标准的要求
 - 2000-V 人体模式 (A114-B)
 - 500-V 充电设备模式 (C101)
 - 8kV HBM 用于 SIM 引脚
- 封装
 - 20-引脚 QFN (3 mm x 3 mm)



NOTE: 裸露的中心散热焊盘必须电接地。

说明

TXS4558 是一款完整的双电源待机智能身份模块 (SIM) 卡解决方案,用于将无线基带处理器与两个单独的 SIM 用户卡相连,以存储移动手机应用程序的数据。 这是一款定制器件,用于把单个 SIM/UICC 接口扩展至能够支持两个 SIM/UICC (通用集成芯片卡)。

该器件不但符合 ISO / IEC 智能卡接口要求,而且还支持 GSM 与 3G 移动标准。 它包含能够支持 Class B (2.95 V) 与 Class C (1.8 V) 接口的高速电平转换器、低压降 (LDO) 稳压器,可在 2.95 V Class B 与 1.8 V Class C 接口之间选择输出电压。 简单GPIO输入用于在两个SIM卡之间进行交换并使其进入不同模式。 电压电平转换器具有两个电源电压引脚。 VCC 负责设定用于基带接口的基准,并可采用 1.65V 至 3.3V 的工作电压。 VSIM1 和 VSIM2 被设置为

1.8V 或 2.95V,各由一个独立的内部 LDO 稳压器供电。 集成型 LDO 可接受 2.3V 至 5.5V 的输入电池电压,并向B侧电路及外部 Class B 或 Class C SIM 卡输出高达 50mA 的电流。

此外,TXS4558 还根据 SIM 卡的 ISO 7816-3 规范为 SIM 卡引脚整合了关断定序功能。 该器件不但可为 SIM 引脚提供 8 kV HBM 保护,而且还可为所有其它引脚提供标准 2kV HBM 保护。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	QFN – RUK	Tape and reel	TXS4558RUKR	ZTG

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

INTERFACING THE SIM CARD



PIN FUNCTIONS(1)

NO.	NAME	TYPE ⁽²⁾	POWER DOMAIN	DESCRIPTION
1	VSIM2	0	V _{BATT}	1.8 V/2.95 V supply voltage to SIM2
2	V _{CC}	Р	_	1.8-V power supply for device operation and I/O buffers toward baseband
3	V_{BATT}	Р	_	Battery power supply
4	VSIM1	0	VBATT	1.8 V/2.95 V supply voltage to SIM1
5	SIM1CLK	0	VSIM1	SIM1 clock
6	SIM1RST	0	VSIM1	SIM1 reset
7	SIM1I/O	I/O	VSIM1	SIM1 data
8	I/O	I/O	V _{CC}	UICC/SIM data
9	RST	I	V _{CC}	UICC/SIM reset from baseband
10	CLK	I	V _{CC}	UICC/SIM clock
11	EN1	I	V _{CC}	Enable pin for SIM1 interface
12	VSEL1	I	V _{CC}	Select pin for 1.8V or 2.95V LDO1 output
13	CSEL	ļ	V _{CC}	Channel select between SIM1 or SIM2

- (1) Thermal Pad must be electrically connected to Ground Plane.
- (2) G = Ground, I = Input, O = Output, P = Power



PIN FUNCTIONS⁽¹⁾ (continued)

NO.	NAME	TYPE ⁽²⁾	POWER DOMAIN	DESCRIPTION
14	CLKRUN1	I	V _{CC}	Select pin for SIM1 Clock stop mode
15	CLKRUN2	I	V _{CC}	Select pin for SIM2 Clock stop mode
16	VSEL2	I	V _{CC}	Select pin for 1.8V or 2.95V LDO2 output
17	EN2	I	V _{CC}	Enable pin for SIM2 interface
18	SIM2I/O	I/O	VSIM2	SIM2 data
19	SIM2RST	0	VSIM2	SIM2 reset
20	SIM2CLK	0	VSIM2	SIM2 clock

TRUTH TABLE

CSEL	VSEL1	VSEL2	SELECTED CARD	VSIM1	VSIM2
0	0	0	1	1.8 V	1.8 V
0	0	1	1	1.8 V	2.95 V
0	1	0	1	2.95 V	1.8 V
0	1	1	1	2.95 V	2.95 V
1	0	0	2	1.8 V	1.8 V
1	0	1	2	1.8 V	2.95 V
1	1	0	2	2.95 V	1.8 V
1	1	1	2	2.95 V	2.95 V

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
LEVE	L TRANSLATOR			·	
VCC	Supply voltage range		-0.3	4.0	V
		VCC-port	-0.5	4.6	
V_{I}	Input voltage range	VSIMx-port	-0.5	4.6	V
		Control inputs	-0.5	4.6	
		VCC-port	-0.5	4.6	
Vo	Voltage range applied to any output in the high-impedance or power-off state	VSIMx-port	-0.5	4.6	V
	power-on state	Control inputs	-0.5	4.6	
	Voltage range applied to any output in the high or low state	VCC-port	-0.5	4.6	
Vo		VSIMx-port	-0.5	4.6	V
		Control inputs	-0.5	4.6	
I _{IK}	Input clamp current	V _I < 0		-50	mA
lok	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current		±50		mA
	Continuous current through VCCA or GND		±100		mA
T _{stg}	Storage temperature range		-65	150	°C
LDO			•	·	
V_{BAT}	Input voltage range		-0.3	6	V
V _{OUT}	Output voltage range		-0.3	6	V
T _J	Junction temperature range		-55	150	°C
T _{stg}	Storage temperature range		-55	150	°C
	CCD rating (host side)	Human-Body Model (HBM)		2	kV
	ESD rating (host side)	Charged-Device Model (CDM)		500	V



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT		
LEVEL TRANSLATOR							
VCC	Supply voltage		1.7	3.3	V		
V_{IH}	High-level input voltage	Applies to pins: EN1, EN2,RST, CLK, I/O, CLKRUN1,	VCC × 0.7	3.3	V		
V_{IL}	Low-level input voltage	CLKRUN2, VSEL1, VSEL2, CSEL	0	VCC × 0.3	V		
Δt/Δν	Input transition rise or fall rate			5	ns/V		
T _A	Operating free-air tempe	-40	85	°C			

⁽¹⁾ All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS — LEVEL TRANSLATOR

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	vcc	VSIM1	VSIM2	MIN	TYP ⁽¹⁾	MAX	UNIT			
	SIM1_RST	L 400 v.A. Bush Bull				VSIM1 × 0.8						
	SIM1_CLK	I _{OH} = -100 μA, Push-Pull				VSIM1 × 0.8						
	SIM1_I/O	I _{OH} = -10 μA, Open-Drain				VSIM1 × 0.8						
V _{OH}	SIM2_RST	L 400 v.A. Burth Bull	1.7 V to 3.3 V	1.8 V / 2.95 V, (Supplied by LDO)	1.8 V / 2.95 V, (Supplied by LDO)	VSIM2 × 0.8			V			
	SIM2_CLK	I _{OH} = -100 μA, Push-Pull		(Supplied by LDO)	(Supplied by EBO)	VSIM2 × 0.8						
	SIM2_I/O	I _{OH} = -10 μA, Open-Drain				VSIM2 × 0.8						
	I/O	I _{OH} = -10 μA, Open-Drain				VCC × 0.8						
	SIM1_RST	L. A. S. Bush Bull					VS	SIM1 × 0.2				
	SIM1_CLK	I _{OL} = 1 mA, Push-Pull	1.7 V to 3.3 V	1.7 V to 3.3 V				VS	SIM1 × 0.2			
	SIM1_I/O	I _{OL} = 1 mA, Open-Drain			1.7 V to 3.3 V	1.7 V to 3.3 V					0.3	
V _{OL}	SIM2_RST	L. A. S. Bush Bull					1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)		VS	SIM2 × 0.2
	SIM2_CLK	I _{OL} = 1 mA, Push-Pull		(Supplied by LDO)	(Supplied by EBO)		VS	SIM2 × 0.2				
	SIM2_I/O	I _{OL} = 1 mA, Open-Drain						0.3				
	I/O	I _{OL} = 1 mA, Open-Drain						0.3				
I ₁	Control inputs	V _I = EN1,EN2, CLKRUN1, CSEL, CLKRUN2, VSEL1, VSEL2,	1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)			±1	μΑ			
I _{CC I/O}		V _I = V _{CCI} , I _O = 0	1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)			±5	μΑ			
	SIM_I/O port						8					
C _{io}	VSIMx port						8		pF			
Ci	Control inputs	V _I = VCC or GND					4		pF			

⁽¹⁾ All typical values are at $T_A = 25$ °C.

LDO ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
VBAT	Input voltage			2.3		5.5	V
V	Output valtage	Class-B Mode , 0 mA < I _{SIM1,2} < 50 mA		2.85	2.95	3.05	V
V _{SIM1,2}	Output voltage	Class-C Mode , 0 mA < I _{SIM1,2} < 50 mA		1.7	1.8	1.9	V
V_{DO}	Dropout voltage	I _{OUT} = 50 mA				100	mV
	On a mating of a commont	$V_{SIM1} = 2.95 \text{ V}, V_{SIM2} = 0, \text{ ISIM1} = 0 \mu\text{A}$			40	50	
I _{VBAT}	Operating current	$V_{SIM1} = 1.8 \text{ V}, V_{SIM2} = 0, I_{SIM1} = 0 \mu\text{A}$			40	50	μA
I _{SHDN}	Shutdown current (IGND)	$V_{ENx} \le 0.4 \text{ V}, (VSIMx + V_{DO}) \le VBAT \le 5.5$	V, T _J = 85°C			1	μA
I _{OUT(SC)}	Short-circuit current	$R_L = 0 \Omega$			145		mA
C _{OUT}	Output Capacitor				1		μF
DCDD	Danier annulu maiastica matic	V _{BAT} = 3.15 V, V _{SIM1,2} = 1.8 V or 2.95 V,	f = 1 kHz	50			j.
PSRR	Power-supply rejection ratio	$C_{OUT} = 1 \mu F$, $I_{OUT} = 10 \text{ mA}$	f = 10 kHz	40			dB
T _{STR}	V _{SIM1,2} Start-up time	V _{SIM1,2} = 1.8 V or 3 V, I _{OUT} = 50 mA, C _{OUT}	= 1 µF			400	μS
TJ	Operating junction temperature			-40		125	ô

⁽¹⁾ All typical values are at $T_A = 25$ °C.



GENERAL ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	TINU
R _{I/OPU}	I/O pull-up		16	20	24	kΩ
R _{SIMPU}	SIM_I/O pull-up	SIM enabled and selected with CSEL	7.4	8.0	8.7	kΩ
R _{SIMPD}	SIM_I/O pull-down	Active pull-downs are connected to the VSIM regulator output to the SIM_CLK, SIM_RST, SIM_I/O when EN = 0			2	kΩ

SWITCHING CHARACTERISTICS - VSIMx = 1.8 V or 2.95 V Supplied by Internal LDO

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VCC = 1.8 V ±	0.15 V	LINUT
		TEST CONDITIONS	MIN	MAX	UNIT
t _{rA}	I/O			1	μs
	SIMx_RST			1	μs
t_{rB}	SIMx_CLK	0 50 75		50	ns
	SIMx_I/O	C _L = 50 pF		100	ns
f _{max}	SIMx_CLK			25	MHz
Duty Cycle	SIMx_CLK		40%	60%	

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C, V_{SIMx} = 1.8 \text{ V}$

	PA	ARAMETER	TEST CONDITIONS	TYP	UNIT	
	Class C (CLK, RST)	VCC-port input, VSIMx-port output		12.7		
o (1)	Class B (CLK, RST)	VCC-port input, VSIMx-port output	$C_L = 0$	15.4	pF pF	
C _{pd} ⁽¹⁾	CLASS C (IO)	VCC-port input, VSIMx-port output	$f = 5 \text{ MHz}$ $t_r = t_f = 1 \text{ ns}$	10.8		
	CLASS B (IO)	VCC-port input, VSIMx-port output		20.3	pF	

⁽¹⁾ Power dissipation capacitance per transceiver



PIN FUNCTION

PIN NAME	PIN NUMBER	PIN FUNCTION
VCC	2	Power supply and voltage reference for device operation and I/O buffers toward baseband.
VBATT	3	This is the battery power supply for the TXS4558.
VSIM1, VSIM2	1,4	1.8 V/2.95 V supply voltage for the respective SIM1 and SIM2. These outputs are activated through the EN1 and EN2 pins and set to be 1.8V or 2.95V through VSEL1 and VSEL2.
SIMCLK, SIM2CLK	5, 20	These are voltage level shifted CLK signals for connection to SIM1 and SIM2. Functionality while the corresponding SIM is not selected via CSEL is controlled by CLKRUN1 and CLKRUN2 control pins.
SIM1RST, SIM2RST	6, 19	These are voltage level shifted RST signals for connection to SIM1 and SIM2. Their output level when de-selected is latched at the last state.
SIM1IO, SIM2IO	7, 18	These are voltage level shifted IO signals for connection to SIM1 and SIM2. These are bi-directional data signals.
Ю	8	Microcontroller side data IO pin. The IO pin provides the bidirectional communication path to the SIM cards. The SIMxIO communicating with IO is selected by CSEL.
RST	9	Microcontroller side reset RST pin input. RST provides signals directly to the selected SIM SIMxRST. When a SIM interface is deselected with CSEL, the last RST value is held at the SIMxRST.
CLK	10	The CLK pin supplies the clock signal to the cards. It is level shifted and transmitted directly to the SIMxCLK pin of the selected card. If CLKRUNx is HIGH, the clock signal will be transmitted to the SIMxCLK pin, regardless of whether that card is selected.
EN1, EN2	11, 17	EN1 and EN2 enable and disable the power supply to SIM1 and SIM2, and the corresponding interface.
VSEL1, VSEL2	12, 16	These pins set the VSIM1 and VSIM2 voltages and the corresponding interface IO voltages. When VSELx is low, VSIMx is 1.8V. When VSELx is high, VSIMx is 2.95V.
CSEL	13	CSEL selects which SIM is activated and communicates with the baseband. When CSEL is low, SIM1 is active. When CSEL is high, SIM2 is active.
CLKRUN1, CLKRUN2	14, 15	The CLKRUN1 and CLKRUN2 control the functionality of the SIM1CLK and SIM2CLK pins when their corresponding SIM cards are deselected using CSEL. When CLKRUNx is high, the CLK signal is transmitted to the corresponding SIMxCLK, even when the card is deselected with CSEL. When CLKRUNx is low, the SIMxCLK signal is brought low when the corresponding SIM is deselected with CSEL.
Exposed Center Pad	21	This center pad must be connected to ground.



OPERATION

Clock Run Mode

SIMS have varying requirements for the SIM CLK. Using CLKRUN, the user can decide if the SIMxCLK pin continuously transmits the CLK signal, or is brought low when the SIM is deselected with CSEL. If CLKRUNx is LOW, the SIMxCLK is brought LOW two clock cycles after the SIMx is deselected with CSEL. If SIMxCLK is high, the CLK transmits to the SIMxCLK, even if the SIMx is deselected with CSEL.

CSEL

When a channel is deselected using the CSEL pin, the SIMxRST state is latched, the SIMxIO becomes high impedance and SIMxCLK function is dependent on CLKRUNx.

Operation Activation/Deactivation

When the EN1, EN2 pin is brought high, the device performs the activation sequence for the corresponding SIM interface. Each SIM interface is activated independently based on its EN IO.

Activation Sequence

- 1. The device holds SIMxIO, SIMxCLK and SIMxRST low.
- 2. VSIMx is activated and powered.
- The device waits for the VSIMx output to reach the correct voltage. Once this voltage is reached, SIMxIO, and SIMxRST are enabled.
- 4. The SIMxCLK is activated on the 2nd rising edge after the SIMxIO is enabled.

When the ENx pin is brought low, the device performs the deactivation sequence for the corresponding SIM interface. Deactivation Sequence,

Deactivation Sequence

- 1. SIMxRST is deactivated and set low.
- 2. Two clock cycles after EN is brought LOW, the SIMxCLK is disabled and brought LOW. If the CLK is not active, SIMxCLK is disabled and brought low approximately 9us after ENx is brought low.
- 3. Approximately 9us after the ENx is brought LOW, SIMxIO is disabled and set LOW.
- 4. After SIMxIO is brought LOW, the VSIMx is deactivated and unpowered.



APPLICATION INFORMATION

The LDO's included on the TXS4558 achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ($V_{BAT} - V_{SIM1/2}$). The TXS4558 provides fixed regulation at 1.8V or 2.95V. Low noise, GPIO enable and low ground pin current make it ideal for portable applications. The device offers current limit and thermal protection, and is fully specified from -40° C to 125°C.




Figure 1. Typical Application Circuit for TXS4558

Input and Output Capacitor Requirements

It is good analog design practice to connect a 1.0 µF low equivalent series resistance (ESR) capacitor across the input supply (VBAT) near the regulator. Also, a 0.1µF is required for the logic core supply (VCC).

This capacitor will counteract reactive input sources and improve transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. The LDO's are designed to be stable with standard ceramic capacitors of values 1.0 μ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be <1.0 Ω .

Output Noise

In most LDO's, the bandgap is the dominant noise source. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for VIN and VOUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

Internal Curent Limit

The TXS4558 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TXS4558 has a built-in body diode that conducts current when the voltage at VSIM1/2 exceeds the voltage at VBAT. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

Dropout Voltage

The TXS4558 uses a PMOS pass transistor to achieve low dropout. When $(V_{BAT} - V_{SIM1/2})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} will approximately scale with output current because the PMOS device behaves like a resistor in dropout.

Startup

The TXS4558 uses a quick-start circuit which allows the combination of very low output noise and fast start-up times.



Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

Minimum Load

The TXS4558 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TXS4558 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

THERMAL INFORMATION

Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TXS4558 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TXS4558 into thermal shutdown will degrade device reliability.




Figure 2. PSRR




Figure 3. Dropout Voltage vs Output Current



TYPICAL CHARACTERISTICS (continued)




Figure 4. Output Voltage vs Temperature, Class-B/C




Figure 6. Load Regulation, lout = 50 mA, Class-B




Figure 5. Load Regulation, lout = 50 mA, Class-C





Figure 7. Line Regulation, lout = 50 mA, Class-C



TYPICAL CHARACTERISTICS (continued)







Figure 8. Line Regulation, lout = 50 mA, Class-B

Figure 9. Current Limit vs Input Voltage, Class-B/C



www.ti.com 24-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ MSL rating/		Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TXS4558RUKR	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTG
TXS4558RUKR.A	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTG
TXS4558RUKR.B	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTG
TXS4558RUKRG4	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTG
TXS4558RUKRG4.A	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZTG

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS4558RUKR	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TXS4558RUKRG4	WQFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 18-Jun-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS4558RUKR	WQFN	RUK	20	3000	335.0	335.0	25.0
TXS4558RUKRG4	WQFN	RUK	20	3000	335.0	335.0	25.0

3 x 3, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司