

具有电平转换器的 1.8V/3V 智能身份模块 (SIM) 卡电源


查询样品: TXS4555

特性


- 电平转换器
 - 1.65V 至 3.3V 的 V_{CC}范围
 - 2.3 至 5.5V 的 V_{RATT}范围
- 低压降 (LDO) 稳压器
 - 带有使能的 50mA LDO 稳压器
 - 1.8V 至 2.95V 可选输出电压
 - 2.3V 至 5.5V 输入电压范围
 - 极低压降:电流为 50mA 时为 100mV(最大值)
- 为 SIM 卡信号整合了关断特性,符合 ISO-7816-3 标准
- 静电放电 (ESD) 保护性能超过 JESD 22 规范要求
 - 2000V 人体模型 (A114-A)
 - 500V 充电器件模型 (C101)
 - 针对 SIM 引脚的 8kV
- 封装
 - 16 引脚四方扁平无引线封装 (QFN) (3mm x 3mm)
 - 12 引脚四方扁平无引线封装 (QFN) (2mm x 1.7mm)

说明

TXS4555 是一款完整的智能身份模块 (SIM) 卡解决方案,可用来将无线基带处理器与 SIM 卡对接,从而可为移动手持终端应用存储 I/O 数据。 该器件不但符合 ISO/IEC 智能卡接口要求,而且还支持 GSM 与 3G 移动标准。 它包含能够支持 B 类 (2.95V) 与 C 类 (1.8V)接口的高速电平转换器,一个低压降 (LDO) 稳压器,此稳压器具有可在 2.95V B 类与 1.8V C 类接口之间选择的输出电压。



请注意:裸露的中心散热焊盘必须连接至接地。



该器件具有两组电源电压引脚。 VCC 支持 1.65V 至 3.3V 的整个电压范围,而 V_{BATT} 则支持 2.3 至 5.5V 间的电压。VPWR 可设置为 1.8V 或 2.95V,并由内部 LDO 供电。 集成型 LDO 可接受高达 5.5V 的输入电压,并可在 50mA 电流下向 B 端电路系统及外部 SIM 卡输出 1.8V 或 2.95V 的电压。 TXS4555 可帮助系统设计人员轻松将低电压微处理器连接至工作电压为 1.8V 或 2.95V 的 SIM 卡。

此外,TXS4555 还根据针对 SIM 卡的 ISO 7816-3 技术规范为 SIM 卡引脚整合了关断定序功能。 SIM 卡信号的适当关断可在电话意外关机时保护数据免受损坏。 该器件不但可为 SIM 引脚提供 8kV HBM 保护,而且还可为所有其它引脚提供标准 2kV HBM 保护。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. Interfacing with SIM Card

PIN FUNCTIONS

DIN NAME	PIN I	NO.	TYPE ⁽¹⁾	DECODIDATION
PIN NAME	RGT	RUT	ITPE	DESCRIPTION
EN	1	11	I	Enable/disable control input. Pull EN low to place all outputs in Hi-Z state and to disable the LDO. Referenced to VCC.
SEL	2	12	I	Pin to program VSIM value (Low = 1.8V, High = 2.95V)
Vcc	3	1	Р	Power supply voltage which powers all A-port I/Os and control inputs
VBATT	5	2	Р	Battery power supply
VSIM	7	3	0	SIM card Power-Supply pin (1.8V or 2.95V)
SIM_I/O	8	4	I/O	Bidirectional SIM I/O pin which connected to I/O pin of the SIM card connector
SIM_RST	9	5	0	SIM Reset pin which connects to RESET pin of the SIM card connector
GND	10	6	G	Ground
SIM_CLK	11	7	0	Clock signal pin which connects to CLK pin of the SIM card connector
CLK	13	8	I	Clock signal pin connected from baseband processor
RST	14	9	I	SIM Reset pin connected from baseband processor
I/O	15	10	I/O	Bidirectional SIM I/O pin which connected from baseband processor
NC	4, 6, 12, 16	-	NC	No Connects

(1) G = Ground, I = Input, O = Output, P = Power






Figure 2. Block Diagram




Figure 3. Block Diagram of the LDO






Figure 4. Shutdown Sequence for SIM_RST, SIM_CLK, SIM_IO and VSIM

The shutdown sequence for the SIM signals is based on the ISO 7816-3 specification. The shutdown sequence of these signals helps to properly disable these channels and not have any corruption of data accidently. Also, this is also helpful when the SIM card is present in a hot swap slot and when pulling out the SIM card, the orderly shutdown of these signals help avoid any improper write/corruption of data.

When EN is taken low, the shutdown sequence happens by powering of the SIM_RST channel. Once that is achieved, SIM_CLK, SIM_I/O and VSIM are powered sequentially one by one. There is an internal 2K pull-down value on the SIM pins and helps to pull these channels low. The shutdown time sequence is in the order of a few microseconds. It is important that EN is taken low before VBAT and VCC supplies go low so that the shutdown sequence can be initiated properly.



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VAL	JE	
			MIN	MAX	UNIT
LEVEL	. TRANSLATOR				
V_{CC}	Supply voltage range		-0.3	4.0	V
		V _{CC} -port	-0.5	4.6	
V_{I}	Input voltage range	SIM-port	-0.5	4.6	V
		Control inputs	-0.5	4.6	ì
.,	Voltage range applied to any output in the	V _{CC} -port	-0.5	4.6	
Vo	high-impedance or power-off state	VSIM-port	-0.5	4.6	V
		Control inputs	-0.5	4.6	ī
.,	Voltage range applied to any output in the	V _{CC} -port	-0.5	4.6	
Vo	high or low state	SIM-port	-0.5	4.6	V
		Control inputs	-0.5	4.6	ī
I _{IK}	Input clamp current	V _I < 0		-50	mA
lok	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through VCCA or GND			±100	mA
T _{stg}	Storage temperature range		-65	150	°C
LDO			<u>.</u>		
VBAT	Input voltage range		-0.3	6	V
V _{OUT}	Output voltage range		-0.3	6	V
	Peak output current		TBD		mA
	Continuous total power dissipation			TBD	
TJ	Junction temperature range		-55	150	ŝ
T _{stg}	Storage temperature range		-55	150	ŝ
	FCD votice (boot side)	Human-Body Model (HBM)		2	kV
	ESD rating (host side)	Charged-Device Model (CDM)		500	V
	ESD rating (SIM side)	Human-Body Model (HBM)		8	kV

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

		TXS4		
	THERMAL METRIC ⁽¹⁾	RGT	RUT	UNITS
		16 PINS	12 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	47	87.2	
θ_{JB}	Junction-to-board thermal resistance	25.12	N/A	90044
ΨЈТ	Junction-to-top characterization parameter	1.3	1.7	°C/W
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	3.6	n/A	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



RECOMMENDED OPERATING CONDITIONS(1)

				MIN	MAX	UNIT
LEVE	L TRANSLATOR			•		•
V_{CC}	Supply voltage			1.65	3.3	V
V	High-level input	VCC - port	EN, SEL, RST, CLK, I/O	$V_{CC} \times 0.7$	V_{CC}	V
V _{IH}	voltage	SIM - port	SIM_I/O	$V_{sim} \times 0.7$	V_{sim}	V
V	Low-level input	VCC - port	EN, SEL, RST, CLK, I/O	0	$V_{CC} \times 0.3$	\/
V_{IL}	voltage	SIM - port	SIM_I/O	0	$V_{sim} \times 0.3$	V
Δt/Δν	Input transition rise	or fall rate			5	ns/V
T_A	Operating free-air to	emperature		-40	85	°C

⁽¹⁾ All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

ELECTRICAL CHARACTERISTICS – LEVEL TRANSLATOR

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V _{cc}	VSIM	MIN	TYP ⁽¹⁾	MAX	UNIT
	SIM_RST	$I_{OH} = -1mA$	1.65 V to 3.3 V	1.8 V / 2.95 V ⁽²⁾	$V_{SIM} \times 0.8$			٧
\/	SIM_CLK	$I_{OH} = -1mA$			$V_{SIM} \times 0.8$			
V _{OH}	SIM_I/O	$I_{OH} = -20 \mu A$			$V_{SIM} \times 0.8$			
	I/O	$I_{OH} = -20 \mu A$			$V_{CC} \times 0.8$			
	SIM_RST	$I_{OL} = 1 \text{ mA}$	1.65 V to 3.3 V	1.8 V / 2.95 V ⁽²⁾			$V_{SIM} \times 0.2$	V
\/	SIM_CLK	$I_{OL} = 1mA$					$V_{SIM} \times 0.2$	
V _{OL}	SIM_I/O	$I_{OL} = 1 \text{ mA}$					0.3	
	I/O	$I_{OL} = 1 \text{ mA}$					0.3	
I	Control inputs	$V_I = EN, 1.8V/3V$	1.65 V to 3.3 V	1.8 V / 2.95 V ⁽²⁾			±1	μΑ
I_{CC}	I/O	$V_I = V_{CCI}, I_O = 0$	1.65 V to 3.3 V	1.8 V / 2.95 V ⁽²⁾			±5	μA
_	I/O port					8		pF
C _{io}	SIM ports					4		
Ci	Control inputs	$V_I = V_{CC}$ or GND				4		pF

⁽¹⁾ All typical values are at $T_A = 25$ °C.

LDO ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITION	IS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{BAT}	Input voltage			2.3		5.5	V
V_{SIM}	Output voltage	Class-B Mode (SEL = V _{CC})		2.85	2.95	3.05	٧
		Class-C Mode (SEL = 0)		1.7	1.8	1.9	
V_{DO}	Dropout voltage	I _{OUT} = 50 mA				100	mV
I _{GND}	Ground-pin current	I _{OUT} = 0 mA				35	μΑ
I _{SHDN}	Shutdown current (IGND)	$V_{ENx} \le 0.4 \text{ V}, (VSIM + V_{DO}) \le VBAT \le 5.5 \text{ V}$	V, T _J = 85°C			3.5	μΑ
I _{OUT(SC)}	Short-circuit current	$R_L = 0 \Omega$			145		mA
C _{OUT}	Output Capacitor				1		μF
DCDD	Power-supply rejection	VBAT = 3.25 V, VSIM = 1.8 V or 2.95 V,	f = 1 kHz	50			dB
PSRR	ratio	$C_{OUT} = 1 \mu F$, $I_{OUT} = 50 \text{ mA}$	f = 10 kHz	40			ав
T _{STR}	Start-up time	VSIM = 1.8 V or 2.95 V, I _{OUT} = 50 mA, C _{OI}	_{JT} = 1 μF			400	μS
T _J	Operating junction temperature			-40		125	°C

⁽¹⁾ All typical values are at $T_A = 25$ °C.

^{(2) (}Supplied by LDO)



GENERAL ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{I/OPU}	I/O pull-up		16	20	24	kΩ
R _{SIMPU}	SIM_I/O pull-up		10	14	18	kΩ
R _{SIMPD}	SIM_I/O pull-down	Active pull-downs are connected to the VSIM regulator output to the SIM_CLK, SIM_RST, SIM_I/O when EN = 0			3	kΩ

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

DADA	METER	TEST SOMBITIONS	V _{CC} = 1.8 V ±	0.15 V	UNIT
PARA	METER	TEST CONDITIONS	MIN	MAX	
VSIM = 1.8 V or 2.95 V SUP	PLIED BY INTERNAL LDO				
t _{rA}	SIM_I/O			1	μs
	SIM_RST			1	μs
t _{rB}	SIM_CLK	50 pF		18	ns
	SIM_I/O	_{CL} = 50 pF		1	us
f _{max}	SIM_CLK			25	MHz
Duty Cycle	SIM_CLK		40%	60%	

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C, V_{SIM} = 1.8 \text{ V}$

	PARAMETER	TEST CONDITIONS	Vcc TYP	UNIT
	PARAMETER	TEST CONDITIONS	1.8 V	
c (1)	Class B	C 0.6 5 MHz 4 4 4 22	13	
C _{pdA} ⁽¹⁾	Class C	$C_L = 0$, $f = 5$ MHz, $t_r = t_f = 1$ ns	11	pF

⁽¹⁾ Power dissipation capacitance per transceiver.

Figure 7. Output Voltage vs Temperature, Class-B/C



TYPICAL CHARACTERISTICS




Figure 8. Load Regulation, lout = 50 mA, Class-C



APPLICATION INFORMATION

The LDO's included on the TXS4555 achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ($V_{BAT} - V_{SIM}$). The TXS4555 provides fixed regulation at 1.8V or 2.95V. Low noise, enable, low ground pin current make it ideal for portable applications. The device offers sub-bandgap output voltages, current limit and thermal protection, and is fully specified from -40° C to 125°C.




Figure 9. Typical Application Circuit for TXS4555

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

It is good analog design practice to connect a 1.0 µF low equivalent series resistance (ESR) capacitor across the input supply (VBAT) near the regulator. Also, a 0.1µF is required for the logic core supply (VDDIO).

This capacitor will counteract reactive input sources and improve transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. The LDO's are designed to be stable with standard ceramic capacitors of values 1.0 μ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be < 1.0 Ω .

OUTPUT NOISE

In most LDO's, the bandgap is the dominant noise source. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

INTERNAL CURRENT LIMIT

The TXS4555 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TXS4555 has a built-in body diode that conducts current when the voltage at VSIM exceeds the voltage at VBAT. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

DROPOUT VOLTAGE

The TXS4555 uses a PMOS pass transistor to achieve low dropout. When $(V_{BAT} - V_{SIM})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} will approximately scale with output current because the PMOS device behaves like a resistor in dropout.

STARTUP

The TXS4555 uses a quick-start circuit which allows the combination of very low output noise and fast start-up times.



TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

MINIMUM LOAD

The TXS4555 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TXS4555 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

THERMAL INFORMATION

Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TXS4555 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TXS4555 into thermal shutdown will degrade device reliability.





REVISION HISTORY

CI	hanges from Revision A (March 2011) to Revision B	Page
•	Removed Ordering Information table.	2
•	Updated V_{IH} and V_{IL} to specify additional information.	6

11-Nov-2025 www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TXS4555RGTR	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZUT
TXS4555RGTR.B	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZUT
TXS4555RUTR	Active	Production	UQFN (RUT) 12	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	69R
TXS4555RUTR.B	Active	Production	UQFN (RUT) 12	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	69R

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS4555RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TXS4555RUTR	UQFN	RUT	12	3000	180.0	8.4	1.95	2.3	0.75	4.0	8.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXS4555RGTR	VQFN	RGT	16	3000	353.0	353.0	32.0
TXS4555RUTR	UQFN	RUT	12	3000	202.0	201.0	28.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.










NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
 Reference JEDEC registration MO-220






NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.








NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月