www.ti.com.cn

具有自动检测和插槽专用双通道低压降稳压器 (LDO) 的 双电源 2:1 智能身份模块 (SIM) 卡复用器/转换器

查询样品: TXS02326A

特性

- 电平转换器
 - VDDIO 范围介于 1.7V 至 3.3V 之间
- 低压降 (LDO) 稳压器
 - 带有使能的 50mA LDO 稳压器
 - 1.8V 至 2.95V 可选输出电压
 - 2.3V 至 5.5V 输入电压范围
 - 极低压降: 电流为 50mA 时为 100mV (最大 信)
- 通过配有基带处理器的 I2C 接口实现控制和通信
- 静电放电 (ESD) 保护性能超过 JESD 22 规范要求
 - 2500V 人体模型 (A114-B)
 - VSIM1, SIM1CLK, SIM1I/O, SIM1RST, VS IM2, SIM2CLK, SIM2I/O, SIM2RST 上的 6000V 人体模型 (A114-B)
 - 1000V 充电器件模型 (C101)
- 封装
 - 24 引脚四方扁平无引线封装 (QFN) (4mm x 4mm)

RGE 封装 (顶视图) SCK CLK VDDIO GND OE 24 23 22 21 20 19 | . – – – – 18(= **IRQ** SIMI/O RSTX 17(_ SIMCLK _)2 SDN _)3 16(SIMRST Exposed Thermal Pad 15(_ BSI -)4 NC 14(_ SIM2CLK SIM1CLK 8 9 10 11 12 SIM2I/O SIM1I/O <u>111111</u>111 SIMZRST VSIM2 VBAT GND VSIM1

注: 裸露的散热衬垫必须连接至地。

说明/订购信息

TXS02326A 是一款完全双电源待机智能身份模块 (SIM) 卡解决方案,此解决方案用于将无线基带处理器与两个单独的 SIM 用户卡接口相连,以存储移动手机应用程序的数据。 它是一个用于将一个单一 SIM/UICC 接口拓展成为支持两个 SIM/UICC 接口的定制器件。

该器件不但符合 ISO/IEC 智能卡接口要求,而且还支持 GSM 与 3G 移动标准。 它包括一个能够支持 B 类 (2.95V) 和 C 类 (1.8V) 接口的高速电平转换器,两个具有可在 2.95V B 类和 1.8V C 类接口之间选择输出电压的低压降 (LDO) 稳压器;一个用于配置的集成型 "快速模式" 400kb/s "从" I²C 控制寄存器接口;和一个用于内部定时生成的 32kHz 时钟输入。 为了对两个 SIM 卡安全断电,TXS02326A 还包括一个关断输入和一个可检测电池组取出的比较器输入。 关断输入和比较器输入装有两个由一个 8 位计数器实现的可编程防反跳计数器(即电池拆除关断保护引脚 (BSI) 输入和备用 SIM 卡热交换引脚 (SDN) 输入)电路。

电压电平转换器具有两个电源电压引脚。 VDDIO 设定针对基带接口的基准并可在 1.7V 至 3.3V 的电压下运行。 VSIM1 和 VSIM2 的电压可被设定为 1.8V 或者 2.95V,均由一个独立内部 LDO 稳压器供电。 集成型 LDO 可接受 2.3V 至 5.5V 的输入电池电压,并向 B 侧电路及外部 B 类或 C 类 SIM 卡输出高达 50mA 的电流。

订购信息

要获得最新封装和订购信息,请参阅本文档末尾的封装选项附录。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




Figure 1. Interfacing With SIM Card

www.ti.com.cn

TERMINAL FUNCTIONS

121(11111111111111111111111111111111111							
NO.	NAME	TYPE ⁽¹⁾	POWER DOMAIN	DESCRIPTION			
1	IRQ	I/O	VDDIO	Interrupt to baseband. This signal is used to set the I2C address.			
2	RSTX	I	VDDIO	Active-low reset input from baseband			
3	SDN	I	VDDIO	Power down SIM2; for example, from switch			
4	BSI	I	VDDIO	Analog signal from battery. This input accepts input voltages up to 3 V.			
5	SIM2CLK	0	VSIM2	SIM2 clock			
6	SIM2I/O	I/O	VSIM2	SIM2 data			
7	SIM2RST	0	VSIM2	SIM2 reset			
8	VSIM2	0	VSIM2	1.8 V/2.95 V supply voltage to SIM2			
9	VBAT	Р	VBAT	Battery power supply			
10	GND	G		Ground			
11	VSIM1	0	VSIM1	1.8 V/2.95 V supply voltage to SIM1			
12	SIM1RST	0	VSIM1	SIM1 reset			
13	SIM1I/O	I/O	VSIM1	SIM1 data			
14	SIM1CLK	0	VSIM1	SIM1 clock			
15	NC			No connect			
16	SIMRST	1	VDDIO	UICC/SIM reset from baseband			
17	SIMCLK	I	VDDIO	UICC/SIM clock			
18	SIMI/O	I/O	VDDIO	UICC/SIM data			
19	OE	1	VDDIO	UICC/SIM data direction from baseband			
20	GND	G					
21	VDDIO	Р	VDDIO	1.8-V power supply for device operation and I/O buffers toward baseband			
22	CLK	I	VDDIO	32-kHz clock			
23	SCK	I	VDDIO	I ² C clock			
24	SDA	I/O	VDDIO	I ² C data			

⁽¹⁾ G = Ground, I = Input, O = Output, P = Power



Table 1. Register Overview

			REGISTE	COMMAND		READ	POWER-UP				
В7	В6	В5	B4	В3	B2	B1	В0	BYTE (HEX)	REGISTER	OR WRITE	DEFAULT
0	0	0	1	0	0	1	0	00h	Device hardware revision information	R	0001 0010
0	0	0	0	0	0	0	0	01h	Software revision information	R	0000 0000
	SIM2 Interface SIM1 Interface Removal Interrupt Status Status				SDN Interrupt Status	SDN Status	04h	Status Register	R	0000 0000	
	SIM2 Interface Status SIM2 Voltage Select SIM2 LDO Enable/ Disable		SIM1 Interface Status		SIM1 Voltage Select	SIM1 LDO Enable/ Disable	08h	SIM Interface Control Register	R/W	0000 0000	
		BSI	Debounce	Counter Va	lue			0Ah	BSI Input Debounce Counter	R/W	0000 0100
		SDN	Debounce	Counter Va	alue			0Bh	SDN Input Debounce Counter	R/W	0000 0100
		Re	eserved / No	ot Supporte	d			0Ch	Reserved	R/W	0000 0000
Clock Source Select			Clock C	Control (Res	erved)			0Dh	External Clock Control	R/W	0000 0000
SDN Detection Behavior control	SDN Level Detection Select	SDN Interrupt Enable/ Disable	BSI Detection Behavior Control	BSI Level Detection Select	Battery Removal Interrupt Enable/ Disable	OE Direction Control	OE Control Select	0Eh	Device Control Register	R/W	0000 0000
								10h-14h	Device- specific testing	R/W	xxxx xxxx
	Reserved						SDN Pull-up Enable/ Disable	15h	General purpose	R/W	0000 0000

www.ti.com.cn

Table 2. Device Hardware Revision Register (00h)

Device HW Driver Register	Bits(s)	Type (R/W)	Description
HW identification	7:0	R	This register contains the manufacturer and device ID ⁽¹⁾ (value to be specified by the manufacturer)

⁽¹⁾ The manufacturer ID part of this data shall remain unchanged when the HW revision ID is updated. The manufacturer ID shall uniquely identify the manufacturer. The manufacturer ID is encoded on the MSB nibble.

Table 3. Device Software Revision Register (01h)

Device SW Driver Register	Bits(s)	Type (R/W)	Description
SW Driver Version	7:0	R	This register contains information about the SW driver required for this device. This information shall only be updated when changes to the device requires SW modifications. Initial register value is 00h

Table 4. Status Register (04h)

Status Register	Bits(s)	Type (R/W)	Description
SDN Status	0	R	SDN signal state captured at the input pin '0' SDN signal at GND '1' SDN signal at VDDIO level
SDN Interrupt 1 R '0' No inte		R	SDN interrupt status '0' No interrupt '1' Interrupt occurred, (the read operation will automatically clear this bit)
Battery Status	2	R	'0' Battery present '1' Battery not present, i.e. debounce counter expired
Battery Removal Interrupt	3	R	Battery removal interrupt status '0' No interrupt '1' Interrupt occurred, (the read operation will automatically clear this bit)
SIM1 Interface Status [1:0]	5:4 ⁽¹⁾	R	Status of SIM1 interface '00' Powered down with pull-downs activated '01' Isolated with pull-downs deactivated '10' Powered with pull downs activated '11' Active with pull downs deactivated
SIM2 Interface Status [1:0]	7:6 ⁽¹⁾	R	Status of SIM2 interface '00' Powered down with pull-downs activated '01' Isolated with pull-downs deactivated '10' Powered with pull downs activated '11' Active with pull downs deactivated

⁽¹⁾ The content of bits 5:4 and 7:6 reflects the value written to the state bits in the SIM Interface control register 3:2 and 7:6 respectively and the setting of the regulator bits in the SIM interface control register 0 and 4 respectively.

Table 5. State and Status Bit Mapping

SIM Interface Control Register (08h) SIM1 interface state bits 3:2 SIM2 interface state bits 7:6	SIM Interface Control Register (08h) SIM1 regulator control bit 0 SIM2 regulator control bit 4	SIM Status Register (04h) SIM1 status bits 5:4 SIM2 status bits 7:6	Comment
'00' Powered down state with pull-downs activated	'0' Regulator is off, regulator output is pulled down	'00' Powered down with pulldowns activated	
'00' Powered down state with pull-downs activated	'1' Regulator is powered on, regulator output pull-down is released	'10' Powered with totem pole pull-downs	
'01' Isolated state with pulldowns deactivated	'0' Regulator is off, regulator output is pulled down	'00' Powered down with pulldowns activated	The interface can only be in isolated state when the interface is powered
'01' Isolated state with pulldowns deactivated	'1' Regulator is powered on, regulator output pull-down is released	'01' Isolated with pull-downs deactivated	
'10' Not allowed	'0' Regulator is off, regulator output is pulled down	'00' Powered down with pulldowns activated	This combination shall not be used. If used the status bit coding is as specified



Table 5. State and Status Bit Mapping (continued)

SIM Interface Control Register (08h) SIM1 interface state bits 3:2 SIM2 interface state bits 7:6	SIM Interface Control Register (08h) SIM1 regulator control bit 0 SIM2 regulator control bit 4	SIM Status Register (04h) SIM1 status bits 5:4 SIM2 status bits 7:6	Comment	
'10' Not allowed	'1' Regulator is powered on, regulator output pull-down is released	'10' Powered with pull downs activated	This combination shall not be used. If used the status bit coding is as specified	
'11' Active state with pull-downs deactivated	'0' Regulator is off, regulator output is pulled down	'00' Powered down with pulldowns activated	The interface can only be active if it is powered	
'11' Active state with pull-downs deactivated	'1' Regulator is powered on, regulator output pull-down is released	'11' Active with pull-downs deactivated		

Table 6. SIM Interface Control Register (08h)⁽¹⁾ (2)

Status Register	Bit(s)	Type (R/W)	Description					
SIM1 Regulator Control	0	R/W	'0' Regulator is off, regulator output is pulled down '1' Regulator is powered on, regulator output pull-down is released					
SIM1 Regulator Voltage Selection	1	R/W	'0' 1.8 V '1' 2.95 V					
			Status of SIM1 interface					
			'00' state is dependent on bit 0:					
			If bit 0 = '0', then powered down state with pull-downs activated	Pull down resistor active				
SIM1 Interface	3:2	R/W	If bit 0 = '1', then isolated state with pull-downs deactivated	Totem pole pull down				
State [1:0]	0.2	1000	'01' Isolated state with pull-downs deactivated	Output latched at previous state driven by totem pole output				
			'10' Not allowed	Not allowed				
			'11' Active state with pull-downs deactivated	Outputs follow the inputs				
SIM2 Regulator Control	4	R/W	'0' Regulator is off, regulator output is pulled down '1' Regulator is powered on, regulator output pull-down is released					
SIM2 Regulator Voltage Selection	5	R/W	'0' 1.8 V '1' 2.95 V					
			Status of SIM2 interface					
			'00' State is dependent on bit 4:					
011.40			If bit 4 = '0', then powered down state with pull-downs activated	Pull down resistor active				
SIM2 Interface	7:6	R/W	If bit 4 = '1', then isolated state with pull-downs deactivated	Totem pole pull down				
State [1:0]		.0 17/77	'01' Isolated state with pull-downs deactivated	Output latched at previous state driven by totem pole output				
			'10' Not allowed	Not allowed				
			'11' Active state with pull-downs deactivated	Outputs follow the inputs				

⁽¹⁾ Reset value: 00h

⁽²⁾ The state '10', on bits 3:2 and 7:6, is not prevented by HW but shall never be set by SW. State '10' means that the interface is powered with the pull-downs active, this state correspond to state '00' with the regulator being switched on. Setting the state to '10' does not have any impact on the corresponding regulator bit setting. The regulator control bits do not impact the state bits in this register. The regulator control bits however do impact the status bits in the status register.



Table 7. Battery Presence Detection Debounce Counter (0Ah)(1) (2)

BSI Debounce Counter	Bits(s)	Type (R/W)	Description
Debounce Counter Value [7:0]	7:0	R/W	This register contains the BSI input debounce counter value. The value 00h means that the counter is not used, i.e. no debounce.

(1) Reset value: 04h

(2) Updating the register causes the counter to restart with the new value if the counter is counting when the register is updated. The new value shall take affect no later than one clock cycle (32 KHz) after the register has been updated.

Table 8. SDN Input Debounce Counter (0Bh)(1) (2)

SDN Debounce Counter	Bits(s)	Type (R/W)	Description
Debounce Counter Value [7:0]	7:0	R/W	This register contains the SDN input debounce counter value. The value 00h means that the counter is not used, i.e. no debounce.

(1) Reset value: 04h

(2) Updating the register causes the counter to restart with the new value if the counter is counting when the register is updated. The new value shall take affect no later than one clock cycle (32 KHz) after the register has been updated.

Table 9. External Clock Control (0Dh)(1)

Clock Control Register	Bits(s)	Type (R/W)	Description
Clock Control	6:0	R/W	Reserved
Clock Source Select	7	R/W	'0' Internal clock source used '1' External clock source CLK (supplied on pin 22 used)

(1) Reset value: 00h



Table 10. Device Control Register (0Eh)⁽¹⁾

Clock Control Register	Bits(s)	Type (R/W)	Description
OE Control	0	R/W	'0' OE is not used to control the data direction on the selected SIM I/O and the base band I/O '1' OE controls the data direction, see below
OE Direction Control	1	R/W	'0' OE input = '0' data direction Base band -> SIM OE input = '1' data direction SIM -> base band '1' OE input = '0' data direction SIM -> base band OE input = '1' data direction Base band -> SIM
Battery Removal Interrupt	2	R/W	'0' Battery removal interrupt disabled '1' Battery removal detected causes interrupt on IRQ (interrupt sets b3 in the status register)
BSI Level Detection	3	R/W	BSI detection level '0' 1.2V '1' 1.65V
BSI Detection Control	4	R/W	BSI detection behavior '0' Battery not present causes automatic power down of both SIM interfaces '1' Battery not present doesn't cause automatic power down
SDN Detection Interrupt	5	R/W	'0' SDN detection interrupt disabled '1' SDN detected causes interrupt on IRQ (interrupt sets b1 in the status register)
SDN Detection Level	6	R/W	SDN input active level '0' SDN is active low i.e. automatic shutdown occurs when debounced SDN is low. '1' SDN is active high i.e. automatic shutdown occurs when debounced SDN is high
SDN Detection Control	7	R/W	Disable automatic power down upon SDN detection '0' SDN detection causes automatic power down of SIM2 interface '1' SDN detection doesn't cause automatic power down of SIM2 interface

(1) Reset value: 00h

Table 11. General Purpose Register (15h)⁽¹⁾

Function	Bit(s)	Type (R/W)	Description
SDN pull-up control	0	R/W	'0' SDN input pull-up enabled '1' SDN input pull-up disabled
SDN pull-down control	1	R/W	'0' SDN pull-down disabled '1' SDN pull-down enabled
RFU	7:2	R/W	

(1) The RFU bits shall allow for the write operation to complete but shall read as '0'. The SW should write '0' into these locations, reset value.



BASIC DEVICE OPERATION

The TXS02326A is controlled through a standard I²C interface reference to VDDIO. It is connected between the two SIM card slots and the SIM/UICC interface of the baseband. The device uses VBAT and VDDI/O as supply voltages. The supply voltage for each SIM card is generated by an on-chip low drop out regulator. The interface between the baseband and the TXS02326A is reference to VDDIO while the interface between the TXS02326A and the SIM card is referenced to the LDO output of either VSIM1 or VSIM2 depending on which slot is being selected. The VDDIO on the baseband side normally does not exceed 1.8V, thus voltage level shifting is needed to support a 3V SIM/UICC interface (Class B).

The TXS02326A has two basic states, the reset and operation state. The baseband utilizes information in the status registers to determine how to manipulate the control registers to properly switch between two SIM cards. These fundamental sequences are outlined below and are to help the user to successfully incorporate this device into the system.

DEVICE ADDRESS

The address of the device is shown below:



Address Reference

IRQ@ Reset	R/W	Slave Address
0	0 (W)	120 (decimal), 78(h)
0	1 (R)	121 (decimal), 79(h)
1	0 (W)	122 (decimal), 7A(h)
1	1 (R)	123 (decimal), 7B(h)

RESET STATE

In the reset state the device settings are brought back to their default values and any SIM card that has been active is deactivated. After reset, neither of the UICC/SIM interfaces is selected. The active pull-downs at the UICC/SIM interface are automatically activated. To ensure the system powers up in an operational state, device uses an internal 32 KHz clock for internal timing generation. After power up, the system has the option to continue to utilize the internal clock or select an external clock source. This clock source is selectable by the Clock Source Select I²C register bit.

- Power up the TXS02326A by asserting VBAT to enter the operation state
- I²C Interface becomes active with the VDD_I/O supply

RESET summary:

- Any pending interrupts are cleared
- I²C registers are in the default state
- BSI and SDN counter value in the registers are set to four clock cycles or "0000 0100"
- Both on chip regulators are set to 1.8V and disabled
- All SIM1 and SIM2 signals are pulled to GND



SETTING UP THE SIM INTERFACE

The TXS02326A supports both Class C (1.8V) or Class B (2.95V) SIM cards. In order to support these cards types, the interface on the SIM side needs to be properly setup. After power up, the system should default to SIM1 card. The following sequence outlines a rudimentary sequence of preparing the SIM1 card interface:

- Configure the SIM1 regulator to 1.8V by asserting B1 = 0 in the SIM Interface Control Register (08h). The system by default should start in 1.8V mode.
- Configure the OE signal by asserting B0 = 0 in the Device Control Register (0Eh). The default value essentially disables the OE pin and the device is configured as an auto direction translator.
- The baseband SIM interface is set to a LOW state.
- Disable the SIM1 interface by asserting B2 = 0 and B3 = 0 in the SIM Interface Control Register.
- Disable the SIM2 interface by asserting B6 = 0 and B7 = 0 in the SIM Interface Control Register.
- VSIM1 voltage regulator should now be activated by asserting B0 = 1 in the SIM Interface Control Register.
- Enable the SIM1 interface by asserting B2 = 1 and B3 = 1 in the SIM Interface Control Register.
- The SIM1 interface (VSIM1, SIM1CLK, SIM1I/O) is now active. The TXS02326A relies on the baseband to perform the power up sequencing of the SIM card. If there is lack of communication between the baseband and the SIM card, the SIM1 interface must be powered-down and then powered up again through the regulator by configuring it to 2.95V by asserting B1 = 1 in the SIM Interface Control Register.

SWITCHING BETWEEN SIM CARDS

The following sequence outlines a rudimentary sequence of switching between the SIM1 card and SIM2 card:

- Put the SIM1 card interface into "clock stop" mode then assert B2 = 1 and B3 = 0 in the SIM Interface Control Register (08h). This will latch the state of the SIM1 interface (SIM1CLK, SIM1I/O, SIM1RST).
- There can be two scenarios when switching to SIM2 card:
 - SIM2 may be in the power off mode, B6 = 0 and B7 = 0 in the Status Register (04h). If SIM2 is in power off mode, the SIM/UICC interface will need to be set to the power off state. In this case the baseband will most likely need to go through a power up sequence iteration
 - SIM2 may already be in the "clock stop" mode, B6 = 1 and B7 = 0 in the Status Register (04h). If SIM2 is in "clock stop" mode, the interface between the baseband and the device is set to the clock stop mode levels that correspond to the SIM2 card interface.
- After determining whether the SIM2 card is either in power off mode or clock stop mode, the SIM2 card interface is then activated by asserting B6 = 1 and B7 = 1 in the SIM Interface Control Register (08h) and the negotiation between the baseband and card can continue.
- Switching from SIM2 to SIM1 done in the same manner.

AUTOMATIC SHUTDOWN

Both SIM card interfaces can be configured to automatically shut down upon disconnecting the battery. The shutdown threshold BSI_{Threshold} is configured in B3 of the Device Control Register (0Eh). Two threshold levels are available for this configuration. When the BSI input level exceeds the BSI_{Threshold} level that caused this power-down, both SIM card interfaces will automatically be shut down. If the battery removal interrupt is enabled through B2 of the Device Control Register, then an interrupt will be issued to the baseband on IRQ. This case may happen if the user decides to remove the battery.

There are two scenarios for shutting down each SIM: SIMx is "active", or in "clock stop" mode. In clock stop mode, when the debounce timer expires, the SIMx signals all go low immediately, then the regulator is disabled one 32KHz cycle later. If SIMx is active, the signals go low and the regulator is disabled in a particular sequence to be described in the next section.

The SIM2 interface can also be configured to automatically shut down via the SDN pin.



BSI / SDN DEBOUNCE AND AUTOMATIC SHUTDOWN SEQUENCE TIMING

There are two debounce counters: one each for the BSI and SDN inputs. For each counter, when the device is reset or the related input is "false", the counter is loaded with the value in the associated Debounce Counter register and the debounced signal (i.e. BSI_DEB or SDN_DEB) is subsequently set to a "false" state. When the related input becomes "true", the counter begins counting down on subsequent CLK rising-edges. (CLK is either the internal or external 32 kHz clock as selected by Clock Source Select)

If the input changes state during the count, the counter is again loaded with the register value. The debounce counter propagates the input signal to the output when the counter expires.

For BSI and BSI_DEB, the "true" state is high. For SDN and SDN_DEB, the "true" state is the state stored in the SDN Detection Level register. Once either count reaches zero, the debounced signal switches to the "true" state on the next CLK rising edge. Writing a new value to the SDN detection level register such that SDN is now in the TRUE state will force the debounce counter to zero, but will not generate an interrupt nor initiate a shutdown sequence.

If BSI_DEB goes high and Battery Removal Interrupt (bit 2 of the Device Control Register) is 1, an interrupt is generated and appears on IRQ. Also, if BSI_DEB goes high and BSI Detection Control (bit 4 of the Device Control Register) is 0, the Automatic Shutdown sequence begins for both SIM's.

If SDN_DEB goes "true" and SDN Detection Interrupt (bit 5 of the Device Control Register) is 1, an interrupt is generated and appears on IRQ. Also, if SDN_DEB goes "true" and SDN Detection Control (bit 7 of the Device Control Register) is 0, the Automatic Shutdown sequence begins for SIM2 only, leaving SIM1 unaffected.




Figure 2. BSI Debounce Timing – SIM1 Active and SIM2 Isolated

Notes:

BSI debounce count value set to 4 SIM1 Active, SIM2 powered but Isolated BSI Detection Control set to 0 Battery Removal Interrupt set to 1



Once BSI is high for four cycles, BSI_DEB goes high causing automatic shutdown sequence on both SIMs. Since SIM1 is active with SIMCLK running, it follows the staged shutdown sequence. Since SIM2 is powered up but inactive, it follows the instant shutdown sequence.




Figure 3. BSI Debounce Timing - SIM1 Clock Stop and SIM2 Isolated

Notes:

BSI debounce counter set to 4

SIM1 Active in Clock Stop Mode

SIM2 powered but Isolated

BSI Detection Control set to 0

Battery Removal Interrupt set to 1

Once BSI is high for four cycles, BSI_DEB goes high causing automatic shutdown sequence on both SIMs. Since SIM1 is active with SIMCLK stopped, it follows the instant shutdown sequence. Since SIM2 is powered up but inactive, it follows the instant shutdown sequence.






Figure 4. BSI Debounce Timing - SIM1 Isolated, SIM2 Active

BSI debounce counter set to 4

SIM2 Active

SIM1 powered but Isolated

BSI Detection Control set to 0

Battery Removal Interrupt set to 1

Once BSI is high for four cycles, BSI_DEB goes high causing automatic shutdown sequence on both SIMs. Since SIM2 is active with SIMCLK running, it follows the staged shutdown sequence. Since SIM1 is powered up but inactive, it follows the instant shutdown sequence.






Figure 5. BSI Debounce Timing - Debounce Count Value Write During Debounce

BSI debounce count value set to 4, but written to 7 during debounce

SIM1 Active

SIM2 powered but Isolated

BSI Detection Control set to 0

Battery Removal Interrupt set to

BSI_DEB goes high causing automatic shutdown sequence on both SIM's. Since SIM1 follows the staged shutdown sequence. SIM2 follows the instant shutdown sequence. BSI returning low does not interrupt shutdown sequence.




Figure 6. SDN Debounce Timing - SDN Detection Level High

SDN debounce count value set to 4

SIM1 Active

SIM2 powered but Isolated

SDN Detection Control set to 0

SDN Detection level set to 1

SDN Detection Interrupt set to 1

Once SDN is high for four cycles, SDN DEB goes high causing automatic shutdown sequence on SIM2. SIM1 is unaffected. Since SIM2 is powered up but inactive, it follows the instant shutdown sequence.






Figure 7. SDN Debounce Timing - SDN Detection Level Low

SDN debounce count value set to 4

SIM1 Active

SIM2 powered but Isolated

SDN Detection Control set to 0

SDN Detection level set to 0

SDN Detection Interrupt set to 1

Once SDN is low for four cycles, SDN_DEB goes low causing automatic shutdown sequence on SIM2. SIM1 is unaffected. Since SIM2 is powered up but inactive, it follows the instant shutdown sequence.




Figure 8. SDN Debounce Timing - SIM1 Isolated and SIM 2 Active

SIM2 VCC

SDN debounce count value set to 4

SIM1 powered but Isolated

SIM2 Active

SDN Detection Control set to 0

SDN Detection level set to 1

SDN Detection Interrupt set to 1

SDN DEB goes high causing automatic shutdown sequence on SIM2. Since SIM2 is active with SIMCLK running, it follows the staged shutdown sequence, SIM1 is unaffected.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

Level Translator⁽¹⁾

				MIN	MAX	UNIT
VDDIO	Supply voltage range			-0.3	4.0	V
	VDC		VDDIO-port	-0.5	4.6	
VI	Input voltage range		VSIMx-port	-0.5	4.6	V
		Control inputs	-0.5	4.6		
V	Voltage range applied to any output in the high-impedance or power-off		VDDIO-port	-0.5	4.6	V
Vo	state	VSIMx-port	-0.5	4.6	7	
.,	Voltage reage applied to any output in the high or law state		VDDIO-port	-0.5	4.6	V
Vo	Voltage range applied to any output in the hi	gn or low state	VSIMx-port	-0.5	4.6	7 V
I _{IK}	Input clamp current		V _I < 0		-50	mA
I _{OK}	Output clamp current		V _O < 0		-50	mA
Io	Continuous output current				±50	mA
	Continuous current through V _{CCA} or GND		±100	mA		
T _{stg}	Storage temperature range			-65	150	°C
		Human-Body Model (HBM)	All pins		2.5	kV
	ESD rating	Human-Body Model (HBM-HV)	Baseband Side I/O: SIM1CLK, SIM1I/O, SIM1RST, SIM2CLK, SIM2I/O, SIM2RST		6	Kv
		Charge-Device Model (CDM)			1000	V

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

LDO⁽¹⁾

				MIN	MAX	UNIT
V_{IN}	Input voltage range			-0.3	6	V
V_{OUT}	Output voltage range			-0.3	6	V
TJ	Junction temperature range				150	°C
T _{stg}	Storage temperature range				150	°C
	ESD rating	Human-Body Model (HBM-HV)	LDO Output: VSIM1, VSIM2		6	kV
		Charged-Device Model (CDM)			1000	V

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

www.ti.com.cn

THERMAL IMPEDANCE RATINGS

				UNIT
θ_{JA}	Package thermal impedance ⁽¹⁾	RGE package 4	45	°C/W

⁽¹⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾ **Level Translator**

		Description	MIN	MAX	UNIT
VDDIO	Supply voltage		1.7	3.3	٧
V_{IH}	High-level input voltage	Applies to pins: RESET, SDN,	VDDIO × 0.7	1.9	٧
V_{IL}	Low-level input voltage	SCL, SDA, IRQ, OE, 32kHz, SIM_RST, SIM_CLK, SIM_I/O	0	VDDIO × 0.3	V
Δt/Δν	Input transition rise or fall rate			5	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



ELECTRICAL CHARACTERISTICS Level Translator

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	VDDIO	VSIM1	VSIM2	MIN	TYP ⁽¹⁾	MAX	UNIT
	SIM1_RST	I _{OH} = -100 μA				VSIM1 × 0.8			
	SIM1_CLK	Push-Pull				VSIM1 × 0.8			
	SIM1_I/O	I _{OH} = -10 μA Open-Drain				VSIM1 × 0.8			
	SIW1_I/O	I _{OH} = −100 μA Push-Pull				V3IWI X 0.0			
	SIM2_RST	I _{OH} = -100 μA	1.7 V	1.8 V / 2.95 V	1.8 V / 2.95 V	VSIM2 × 0.8			
V _{OH}	SIM2_CLK	Push-Pull	to 3.3	(Supplied by	(Supplied by	$VSIM2 \times 0.8$			V
	SIM2_I/O	I _{OH} = -10 μA Open-Drain	V	LDO)	LDO)	VSIM2 × 0.8			
	SIWIZ_I/O	I _{OH} = −100 μA Push-Pull				VSIIVIZ X 0.8			
	SIM I/O	I _{OH} = -10 μA Open-Drain				VDDIO × 0.8			
	SIM_I/O	I _{OH} = −100 μA Push-Pull				VDIO X 0.8			
	SIM1_RST	I _{OL} = 1 mA Push-Pull						VSIM1 × 0.2	
	SIM1_CLK	I _{OL} = 1 mA Push-Pull						VSIM1 × 0.2	
	SIM1_I/O	I _{OL} = 1 mA Open-Drain						0.3	
	SIWI1_I/O	I _{OL} = 1 mA Push-Pull						0.3	
V	SIM2_RST	I _{OL} = 1 mA Push-Pull	1.7 V to 3.3	1.8 V / 2.95 V (Supplied by	1.8 V / 2.95 V			VSIM2 × 0.2	V
V _{OL}	SIM2_CLK	I _{OL} = 1 mA Push-Pull	V	LDO)	(Supplied by LDO)			VSIM2 × 0.2	V
	SIM2_I/O	I _{OL} = 1 mA Open-Drain						0.3	
	SIIVIZ_I/O	I _{OL} = 1 mA Push-Pull						0.3	
	SIM I/O	I _{OL} = 1 mA Open-Drain						0.3	
	SIWI_I/O	I _{OL} = 1 mA Push-Pull						0.3	
l _i	Control inputs	V _I = OE	1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)			±1	μA
C _{io}	SIM_I/O port						7		pF
Vio	SIMx port						4		þi
C _i	Control inputs	V _I = VDDIO or GND					3		pF
Clo	Clock input	., ., ., ., ., ., ., ., ., ., ., ., ., .					Ü		۲.

⁽¹⁾ All typical values are at $T_A = 25$ °C.

www.ti.com.cn

ELECTRICAL CHARACTERISTICS LDO (Control Input Logic = High)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	MIN	TYP ⁽¹⁾	MAX	UNIT
VBAT	Input voltage			2.3		5.5	V
V _{OUT}	Outrot valle as	Class-B Mode		2.85	2.95	3.05	V
	Output voltage	Class-C Mode		1.7	1.8	1.9	V
V_{DO}	Dropout voltage	I _{OUT} = 50 mA				100	mV
I _{GND}	Ground-pin current	I _{OUT} = 0 mA				35	
		I _{OUT} = 50 mA				150	μA
I _{OUT(SC)}	Short-circuit current	$R_L = 0 \Omega$	$R_L = 0 \Omega$			400	mA
C _{OUT}	Output Capacitor				1		μF
		VBAT = 3.25 V,	f = 1 kHz	50			
PSRR	Power-supply rejection ratio	VSIMx = 1.8 V or 3 V, $C_{OUT} = 1 \mu F$, $I_{OUT} = 50 \text{ mA}$	f = 10 kHz	40			dB
T _{STR}	Start-up time	$\begin{aligned} \text{VSIMx} &= 1.8 \text{ V or 3 V, I}_{\text{OUT}} = 10 \\ \text{C}_{\text{OUT}} &= 1 \mu\text{F} \end{aligned}$	VSIMx = 1.8 V or 3 V, I_{OUT} = 10 mA, C_{OUT} = 1 μ F			50	μS
T _J	Operating junction temperature			-40		85	°C

⁽¹⁾ All typical values are at $T_A = 25$ °C.

GENERAL ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{BAT_ACT}	VBAT Current Consumption in Active Mode	RSTX = High, VSIMx = 1.8 V or 2.95 V, I _{OUT} = 0 mA VBAT = 2.3 to 5.5 V VDDIO = 1.7 to 3.3 V			250	
I _{BAT_SDN}	VBAT Current Consumption in Shutdown Mode	RSTX = Low, VSIMx = 0 V (Disabled), I _{OUT} = 0 mA VBAT = 2.3 to 5.5 V VDDIO = 1.8 V		1	5	
I _{DDIO_ACT}	VDDIO Current Consumption in Active Mode	RSTX = High, VSIMx = 1.8 V or 2.95 V, I _{OUT} = 0 mA VBAT = 2.3 to 5.5 V VDDIO = 1.7 to 3.3 V			5	μА
I _{DDIO_SDN}	VDDIO Current Consumption in Shutdown Mode	RSTX = Low, VSIMx = 0 V (Disabled), I _{OUT} = 0 mA VBAT = 2.3 to 5.5 V VDDIO = 1.7 to 3.3 V			0.25	
DOI	0	BSI detection level "1"	1.6		1.7	.,
BSI _{Threshold}	Comparator Threshold	BSI detection level "0"	1.1		1.3	V
Hyst	Internal hysteresis of comparator			±50		mV
CLK _{Int}	Internal System Clock		-20%	32	+20%	KHz
R _{SIMPU}	SIM I/O pull-up		18	20	22.6	kΩ
	0114 1/0 11	Class B	6	7.5	9	
R_{SIMxPU}	SIMx I/O pull-up	Class C	3.8	4.5	5.2	kΩ
R _{SIMPD}	SIMx I/O pull-down	Active pull-downs are connected to the VSIM1/2 regulator output to the SIM1/2 CLK, SIM1/2 RST, SIM1/2 I/O when the respective regulator is disabled			2	kΩ



SWITCHING CHARACTERISTICS VSIMx = 1.8 V or 2.95 V Supplied by Internal LDO, VBAT = 2.3V to 5.5V

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	VDDIO = 1.	7 V to 3.3 V	UNIT	
PARAI			MIN MAX		UNII	
	SIMx_I/O	Open Drain		320	ns	
t_{rA}	SIMx_I/O	Push Pull		8.6	ns	
Baseband side to SIM side	SIMx_RST	Push Pull		4.3	ns	
	SIMx_CLK	Push Pull		9.3	ns	
	SIMx_I/O	Open Drain		16	ns	
t_fA	SIMx_I/O	Push Pull		6.5	ns	
Baseband side to SIM side	SIMx_RST	Push Pull		4.5	ns	
	SIMx_CLK	Push Pull		9.5	ns	
t _{rB}	SIM_I/O	Open Drain		245	ns	
SIM side to Baseband side	SIM_I/O	Push Pull		10	ns	
t _{fB} SIM side to Baseband side	SIM_I/O	Open Drain		18	ns	
	SIM_I/O	Push Pull		8	ns	
f_{max}	SIMx_CLK	Push Pull		5	MHz	
	SIM_CLK to SIMx_CLK	Push Pull		8.9	ns	
	SIM_RST to SIMx_RST	Push Pull		8	ns	
4	SIM_IO to SIMx_IO	Open Drain		18	ns	
t _{PLH}	SIM_IO to SIMx_IO	Push Pull		10	ns	
	SIMx_IO to SIMIO	Open Drain		10	ns	
	SIMx_IO to SIMIO	Push Pull		10.5	ns	
	SIM_CLK to SIMx_CLK	Push Pull		10	ns	
	SIM_RST to SIMx_RST	Push Pull		7	ns	
	SIM_IO to SIMx_IO	Open Drain		23	ns	
t _{PHL}	SIM_IO to SIMx_IO	Push Pull		8	ns	
	SIMx_IO to SIM_IO	Open Drain		23	ns	
	SIMx_IO to SIM_IO	Push Pull		10	ns	

OPERATING CHARACTERISTICS

 T_{A} = 25°C, V_{SIMx} = 1.8 V for Class C, V_{SIMx} = 2.95 V for Class B

ı	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
(4)	Class B	$C_L = 0$,	11	
C _{pd} (1)	Class C	$f = \overline{5} \text{ MHz},$ $t_r = t_f = 1 \text{ ns}$	9.5	pF

⁽¹⁾ Power dissipation capacitance per transceiver



APPLICATION INFORMATION

The LDO's included on the TXS02326A achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ($V_{BAT} - V_{SIM1/2}$). The TXS02326A provides fixed regulation at 1.8V or 2.95V. Low noise, enable through I²C control, and low ground pin current make it ideal for portable applications. The device offers sub-bandgap output voltages, current limit, thermal protection, and is fully specified from -40° C to $+85^{\circ}$ C.




Figure 9. Typical Application circuit for TXS02326A

Input and Output Capacitor Requirements

It is good analog design practice to connect a 1.0 µF low equivalent series resistance (ESR) capacitor across the input supply (VBAT) near the regulator. Also, a 0.1 uF is required for the logic core supply (VDDIO).

This capacitor will counteract reactive input sources and improve transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. The LDO's are designed to be stable with standard ceramic capacitors of values 1.0 μ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be < 1.0 Ω .

Output Noise

In most LDO's, the bandgap is the dominant noise source. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

Internal Current Limit

The TXS02326A internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TXS02326A has a built-in body diode that conducts current when the voltage at $V_{SIM1/2}$ exceeds the voltage at V_{BAT} . This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

Dropout Voltage

The TXS02326A uses a PMOS pass transistor to achieve low dropout. When $(V_{BAT} - V_{SIM1/2})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} will approximately scale with output current because the PMOS device behaves like a resistor in dropout.

Startup

The TXS02326A uses a quick-start circuit which allows the combination of very low output noise and fast start-up times. Note that for fastest startup, V_{BATT} should be applied first, and then enabled by asserting the I²C register.



Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

Minimum Load

The TXS02326A is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TXS02326A employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

THERMAL INFORMATION


Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +85°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +85°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TXS02326A has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TXS02326A into thermal shutdown will degrade device reliability.

TYPICAL CHARACTERISTICS






Figure 11. Dropout Voltage vs Output Current



TYPICAL CHARACTERISTICS (continued)




Figure 12. Output Voltage vs Temperature, Class-B/C




Figure 14. Load Regulation, lout = 50 mA, Class-B




Figure 13. Load Regulation, lout = 50 mA, Class-C





Figure 15. Line Regulation, lout = 50 mA, Class-C



TYPICAL CHARACTERISTICS (continued)






Figure 16. Line Regulation, lout = 50 mA, Class-B

Figure 17. Current Limit vs Input Voltage, Class-B/C




Figure 18. Ground Current vs Temperature, Class-C



www.ti.com.cn

REVISION HISTORY

Cł	Changes from Original (May 2012) to Revision A					
•	Deleted I _{SHDN} from LDO characteristics as I _{SHUTDOWN} applies to total device while in the reset mode outlined in the General Characteristics	21				
•	Added I _{BAT_ACT} , I _{BAT_SDN} , I _{DDIO_ACT} , and I _{DDIO_SDN} to the General Electrical Characteristics table	21				

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TXS02326AMRGER	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YJ326A
TXS02326AMRGER.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YJ326A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXS02326AMRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TXS02326AMRGER	VQFN	RGE	24	3000	346.0	346.0	33.0	



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司