







#### **TUSB8040A1**

ZHCSB17D - FEBRUARY 2013 -**REVISED JULY 2023** 

# TUSB8040A1 四端口 USB 3.0 集线器

### 1 特性

Texas

INSTRUMENTS

- USB 3.0 标准集线器,TID #330000037
  - 上行端口支持超快速 USB、高速和全速连接
  - 支持四个下行端口
  - 四个下行端口均支持超快速 USB、高速、全速 或
  - 低速连接
- USB 2.0 集线器特性
  - 多事务转换器 (MTT) 集线器: 四个事务转换 器,每个端口对应一个
  - 每个事务转换器 (TT) 有四个异步端点缓冲器 , 与 USB 要求的每个 TT 最少两个缓冲器相比吞 **叶**量更高
- 支持电池充电应用
  - 连接上行端口时, 电池充电 1.2 充电下行端口 (CDP)
  - 断开上行端口时, 电池充电 1.2 和中国电信行业 标准 YD/T 1591-2009 专用充电端口 (DCP)
- 支持用作 USB 3.0 或者 USB 2.0 复合器件
- 支持每端口或成组电源开关以及过流通知输入 •
- 提供下列状态输出:
  - 高速上行连接
  - 高速上行端口被挂起
  - 超快速 USB 上行连接
  - 超快速 USB 上行端口被挂起
- 针对定制配置的可选串行 EEPROM 或者 SMBus 目标接口:
  - VID 或 PID
  - 制造商和产品字符串
  - 序列号
- 使用引脚选择或 EEPROM 和 SMBus 目标接口, 每个下行端口可以独立:
  - 启用或禁用
  - 标记为可移除或者永久连接(针对复合应用)
  - 启用或者禁用电池充电
- 提供 128 位通用唯一标识符 (UUID)
- 可选择支持 USB 2.0 标准端口指示灯 LED
- 可配置 SMBus 地址,支持同一 SMBus 段上的多个 器件

- 支持通过 USB 2.0 上行端口进行板载和系统内 EEPROM 编程
- 单个时钟输入、24MHz 晶体或晶振
- 无特殊驱动程序要求;可与任一支持 USB 堆叠的操 作系统无缝工作

### 2 应用

- 计算机系统
- 扩展坞
- 监控器
- 机顶盒

### 3 说明

TUSB8040A1 是一款符合 USB 3.0 标准的四端口集线 器,采用 100 引脚 WQFN 封装。此器件被设计用于 0°C 至 70°C 商用温度范围内的运行。

TUSB8040A1 在上行端口上可提供同步超快速 USB 和 高速或全速连接,在下行端口上可提供超快速 USB、 高速、全速或者低速连接。当上行端口被连接到一个只 支持高速、全速或低速连接的电气环境中时,下行端口 上的超快速 USB 连接被禁用。当上行端口被连接到一 个只支持全速或低速连接的电气环境中时,下行端口上 的超快速 USB 和高速连接被禁用。

TUSB8040A1 支持多达四个下行端口。可通过引脚选 择或者通过连接 EEPROM 或 SMBus 控制器将器件配 置为报告一个至四个下行端口。这些配置选项能够根据 应用来调整器件。

### 图 8-1 展示了 TUSB8040A1 的典型视图。

封装信息				
器件型号	<b>封装</b> <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>		
TUSB8040A1	RKM(WQFN, 100)	9mm × 9mm		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)

录。 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)





#### TUSB8040A1 ZHCSB17D - FEBRUARY 2013 - REVISED JULY 2023





功能方框图



## **Table of Contents**

1 特性	1
2 应用	1
3 说明	1
4 Revision History	3
5 Pin Configuration and Functions	4
6 Specifications	11
6.1 Absolute Maximum Ratings <sup>(1)</sup>	11
6.2 ESD Ratings	11
6.3 Recommended Operating Conditions	11
6.4 Thermal Information	12
6.5 3.3-V I/O Electrical Characteristics	12
6.6 Hub Input Supply Current	13
6.7 Timing and Switching Characteristics	13
7 Detailed Description	15
7.1 Overview	15

7.2 Functional Block Diagram	15
7.3 Memory	
7.4 I <sup>2</sup> C EEPROM Operation	16
7.5 SMBus Target Operation	17
7.6 Configuration Registers	17
8 Applications, Implementation, and Layout	28
8.1 Application Information	28
8.2 Typical Application	
9 Device and Documentation Support	
9.1 接收文档更新通知	
9.2 支持资源	
9.3 Trademarks	
94 静电放电警告	44
9.5 术语表	

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision C (November 2014) to Revision D (July 2023)	Page
<ul> <li>更新了整个文档中的表格、图和交叉参考的编号格式</li> <li>更新了 器件信息 表以每今封装引线</li> </ul>	1
<ul> <li>Changed V<sub>DD11</sub> Recommended Operating Condition minimum from 0.99 V to 1.</li> </ul>	.045 V 11
Changes from Revision B (September 2013) to Revision C (November 2014)	Page
<ul> <li>添加了端子配置和功能部分、处理等级表、特性说明部分、器件功能模式、应, 部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分</li> </ul>	<i>用和实施</i> 部分、 <i>电源相关建议</i>
Updated Downstream Port 1 Implementation section.	
Updated Downstream Port 2 Implementation section.	
Updated Downstream Port 3 Implementation section.	
Updated Downstream Port 4 Implementation section.	



### **5** Pin Configuration and Functions





表 5-1. Sigı	nal Descriptions

ТҮРЕ	DESCRIPTION
I	Input
0	Output
I/O	Input/output
PD, PU	Internal pull-down/pull-up
PT	Passive pass through
Р	Power Supply
G	Ground



表 5-2. Clock and Reset Signals				
SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION	
GRSTz	I, PU	A18	Global power reset. This reset brings all of the TUSB8040A1 internal registers to their default states. When GRSTz is asserted, the device is completely nonfunctional. GRSTz should be asserted a minimum of 3 ms after all power rails are valid at the device.	
XI	I	A49	Crystal input. This pin is the crystal input for the internal oscillator. The input may alternately be driven by the output of an external oscillator. When using a crystal a 1-M $\Omega$ feedback resistor is required between XI and XO.	
хо	0	A48	Crystal output. This pin is crystal output for the internal oscillator. If XI is driven by an external oscillator this pin may be left unconnected. When using a crystal a 1-M $\Omega$ feedback resistor is required between XI and XO.	
VSSOSC	I	B45	Oscillator return. If using a crystal, the load capacitors should use this signal as the return path and it should not be connected to the PCB ground. If using an oscillator, this terminal should be connected to PCB Ground.	

#### 表 5-3. USB Upstream Signals

SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION
USB_SSTXP_UP	0	B39	USB SuperSpeed transmitter differential pair (positive)
USB_SSTXM_UP	0	A42	USB SuperSpeed transmitter differential pair (negative)
USB_SSRXP_UP	I	A44	USB SuperSpeed receiver differential pair (positive)
USB_SSRXM_UP	I	B40	USB SuperSpeed receiver differential pair (negative)
USB_DP_UP	I/O	A46	USB high-speed differential transceiver (positive)
USB_DM_UP	I/O	B42	USB high-speed differential transceiver (negative)
USB_R1	PT	A50	Precision resistor reference. A 9.09-k $\Omega$ ±1% resistor should be connected between USB_R1 and USB_R1RTN.
USB_R1RTN	PT	B47	Precision resistor reference return
USB_VBUS	I	B44	USB Upstream port power monitor. The USB_VBUS input is a 1.2-V I/O cell and requires a voltage divider to prevent damage to the input. The signal USB_VBUS must be connected to VBUS through a 90.9-k $\Omega \pm 1\%$ resistor, and to signal ground through a 10-k $\Omega \pm 1\%$ resistor. This allows the input to detect VBUS present from a minimum of 4 V and sustain a maximum VBUS voltage up to 10 V (applied to the voltage divider).

### 表 5-4. USB Downstream Signals

SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION
USB_SSTXP_DN0	0	B4	USB SuperSpeed transmitter differential pair (positive)
USB_SSTXM_DN0	0	A4	USB SuperSpeed transmitter differential pair (negative)
USB_SSRXP_DN0	I	B3	USB SuperSpeed receiver differential pair (positive)
USB_SSRXM_DN0	I	A3	USB SuperSpeed receiver differential pair (negative)
USB_DP_DN0	I/O	B1	USB high-speed differential transceiver (positive)
USB_DM_DN0	I/O	A1	USB high-speed differential transceiver (negative)
PWRON0z_BATEN0	I/O, PD	B19	USB Port 0 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch; in addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charger support for the port as indicated in the Battery Charger Support register:
			0 = Battery charging not supported
			1 = Battery charging supported
			This pin provides the port power control for all downstream ports if GANGED_SMBA2 = 1. This pin also determines the battery charging support of all downstream ports if GANGED_SMBA2 = 1.



表 5-4. USB Downstream Signals (continued)			
SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION
			USB Port 0 overcurrent detection.
			0 = An overcurrent event has occurred
OVERCUR0z	I, PU	B21	1 = An overcurrent event has not occurred
	, -		This pin should be pulled high using a 10-k $\Omega$ resistor if power management is not implemented. If power management is enabled, the external circuitry needed should be determined by the power switch.
USB_SSTXP_DN1	0	B34	USB SuperSpeed transmitter differential pair (positive)
USB_SSTXM_DN1	0	A37	USB SuperSpeed transmitter differential pair (negative)
USB_SSRXP_DN1	I	B33	USB SuperSpeed receiver differential pair (positive)
USB_SSRXM_DN1	I	A36	USB SuperSpeed receiver differential pair (negative)
USB_DP_DN1	I/O	B36	USB High-speed differential transceiver (positive)
USB_DM_DN1	I/O	A39	USB High-speed differential transceiver (negative)
PWRON1z_BATEN1	I/O, PD	A21	USB Port 1 Power On Control for Downstream Power/Battery Charging Enable. The terminal is used for control of the downstream power switch for Port 1. In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charger support for Port 1 as indicated in the Battery Charger Support register:
			0 - Battery Charging Not Supported
			I – Battery Charging Supported
			0.5 Downstream Port 1 Overcurrent Detection.
			0 - An overcurrent event has becarred
OVERCUR1z	I, PU	A23	T – An overcurrent event has not occurred
			implemented. If power management is enabled, the external circuitry needed should be determined by the power management device.
USB_SSTXP_DN2	0	B7	USB SuperSpeed transmitter differential pair (positive)
USB_SSTXM_DN2	0	A8	USB SuperSpeed transmitter differential pair (negative)
USB_SSRXP_DN2	I	B6	USB SuperSpeed receiver differential pair (positive)
USB_SSRXM_DN2	I	A7	USB SuperSpeed receiver differential pair (negative)
USB_DP_DN2	I/O	A9	USB High-speed differential transceiver (positive)
USB_DM_DN2	I/O	B9	USB High-speed differential transceiver (negative)
PWRON2z_BATEN2	I/O, PD	B20	USB Port 2 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 2. In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charger support for Port 2 as indicated in the Battery Charger Support register:
			0 = Battery Charging Not Supported
			1 = Battery Charging Supported
			USB Downstream Port 2 Overcurrent Detection.
			0 = An overcurrent event has occurred
OVERCUR2z	I, PU	B22	1 = An overcurrent event has not occurred
			This pin should be pulled high using a 10-k $\Omega$ resistor if power management is not implemented. If power management is enabled, the external circuitry needed should be determined by the power management device.
USB_SSTXP_DN3	0	B31	USB SuperSpeed transmitter differential pair (positive)
USB_SSTXM_DN3	0	A34	USB SuperSpeed transmitter differential pair (negative)
USB_SSRXP_DN3	I	B30	USB SuperSpeed receiver differential pair (positive)
USB_SSRXM_DN3	I	A33	USB SuperSpeed receiver differential pair (negative)
USB_DP_DN3	I/O	B29	USB High-speed differential transceiver (positive)
USB DM DN3	I/O	A31	USB High-speed differential transceiver (negative)



表 5-4. USB Downstream Signals (continued)			
SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION
PWRON3z_BATEN3	I/O, PD	A22	USB Port 3 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 3. In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charger support for Port 3 as indicated in the Battery Charger Support register:
			0 = Battery Charging Not Supported
			1 = Battery Charging Supported
			USB Downstream Port 3 Overcurrent Detection.
			0 = An overcurrent event has occurred
OVERCUR3z	I, PU	A24	1 = An overcurrent event has not occurred
			This pin should be pulled high using a 10K resistor if power management is not implemented. If power management is enabled, the external circuitry needed should be determined by the power management device.
			USB Port 0 Amber LED Indicator & Device Removable Configuration Bit
LEDA0z_RMBL0	I, PU	B23	1 = Device is Removable
			0 = Device is NOT Removable
			USB Port 1 Amber LED Indicator & Device Removable Configuration Bit
LEDA1z_RMBL1	I/O, PU	B25	1 = Device is Removable
			0 = Device is NOT Removable
			USB Port 2 Amber LED Indicator & Device Removable Configuration Bit
LEDA2z_RMBL2	I/O, PU	B26	1 = Device is Removable
			0 = Device is NOT Removable
			USB Port 3 Amber LED Indicator & Device Removable Configuration Bit
LEDA3z_RMBL3	I/O, PU	B27	1 = Device is Removable
			0 = Device is NOT Removable
			USB Port 0 Green LED Indictor & Port Used Configuration Bit
LEDG0z_USED0	I/O, PU	A25	1 = Port Used
			0 = Port is NOT Used
			USB Port 1 Green LED Indictor & Port Used Configuration Bit
LEDG1z_USED1	I/O, PU	A27	1 = Port Used
			0 = Port is NOT Used
			USB Port 2 Green LED Indictor & Port Used Configuration Bit
LEDG2z_USED2	I/O, PU	A28	1 = Port Used
			0 = Port is NOT Used
			USB Port 3 Green LED Indictor & Port Used Configuration Bit
LEDG3z_USED3	I/O, PU	A30	1 = Port Used
			0 = Port is NOT Used



表 5-5. I <sup>2</sup> C/SMBUS Signals				
SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION	
			I <sup>2</sup> C clock/SMBus clock. Function of pin depends on the setting of the SMBUSz input.	
			When SMBUSz = 1, this pin acts as the serial clock interface for an $I^2C$ EEPROM.	
			When SMBUSz = 0, this pin acts as the serial clock interface for an SMBus host.	
SCL/SMBCLK I/O, PE	I/O, PD	PD B17	The SCL_SMBCLK pin is sampled at the deassertion of reset to determine if SuperSpeed USB low power states U1 and U2 are initiated. If SCL_SMBCLK is low, (default), U1 / U2 power states are enabled.	
			If SCL_SMBCLK is high, entry to U1 / U2 power states is not initiated by the hub downstream ports, but is accepted. This input is over-ridden if SDA_SMBDAT is sampled as a '1'. If an EEPROM is installed, U1/U2 power state support is controlled by the Device Configuration Register.	
			Can be left unconnected if external interface not implemented.	
		A19	I <sup>2</sup> C data/SMBus data. Function of pin depends on the setting of the SMBUSz input.	
			When SMBUSz = 1, this pin acts as the serial data interface for an $I^2C$ EEPROM.	
			When SMBUSz = 0, this pin acts as the serial data interface for an SMBus host.	
SDA/SMBDAT I	I/O, PD		The SDA_SMBDAT pin is sampled at the deassertion of reset to determine if SuperSpeed USB low power states U1 and U2 are disabled. If SDA_SMBDAT is high, U1 and U2 low power states are disabled. If SDA_SMBDAT is low, U1 and U2 low power states are enabled.	
			If the optional EEPROM or SMBUS is implemented, the value of the u1u2Disable bit of the Device Configuration Register determines if the low power states U1 and U2 are enabled.	
			Can be left unconnected if external interface not implemented and U1 and U2 are to be enabled.	
SMBI 197			I <sup>2</sup> C/SMBus mode select.	
		B18	$1 = I^2 C$ Mode Selected	
	1,10		0 = SMBus Mode Selected	
			Can be left unconnected if external interface not implemented.	

#### 表 5-6. Test and Miscellaneous Signals

SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION			
JTAG_TCK	I/O, PD	B13	JTAG test clock. Can be left unconnected.			
JTAG_TDI	I/O, PU	B15	AG test data in. Can be left unconnected.			
JTAG_TDO	I/O, PD	A15	AG test data out. Can be left unconnected.			
JTAG_TMS	I/O, PU	B14	TAG test mode select. Can be left unconnected.			
JTAG_RSTz	I/O, PD	A16	JTAG reset. Pull down using an external 1-k $\Omega$ resistor for normal operation.			
			High-speed suspend status output.			
		B11	0 = High-speed upstream port not suspended			
	I/O, PD		1= High-speed upstream port suspended			
HS_SUSPEND			The value of the pin is sampled at the deassertion of reset to determine the polarity of the PWRONxz_BATENx pins. If it is sampled as a '0' (default), the polarity is active low. If it is sampled as a '1', the polarity is active high.			
			Can be left unconnected.			
		A13	SuperSpeed USB suspend status output.			
			0 = SuperSpeed USB upstream port not suspended			
			1= SuperSpeed USB upstream port suspended			
SS_SUSPEND	I/O, PD		The value of the pin is sampled at the deassertion of reset to determine if spread spectrum clocking is enabled or disabled. If it is sampled as a '0' (default), SSC is enabled. If it is sampled as a '1', SSC is disabled.			
			Can be left unconnected.			



		交 5-6.10	est and Miscellaneous Signals (continued)
SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION
			High-speed status. The pin is to indicate the connection status of the upstream port as documented below:
нѕ	O, PU	A11	0 = Hub in low/full speed mode
			1 = Hub in high-speed mode
			Can be left unconnected.
			SuperSpeed USB status. The pin is to indicate the connection status of the upstream port as documented below:
SS	O, PU	A12	0 = Hub not in SuperSpeed USB mode
			1 = Hub in SuperSpeed USB mode
			Can be left unconnected.
			Full power management enable/SMBus address bit 1.
			The value of the pin is sampled at the de-assertion of reset to set the power switch control follows:
			0 = Full power management supported
FULLPWRMGMTz	I, PU	A17 A41	1 = Full Power management not supported
SMBA1			Full power management is the ability to control power to the downstream ports of the TUSB8040A1 using the PWRON0z_BATEN0 terminal. When SMBus mode is enabled using SMBUSz, this terminal sets the value of the SMBus target address bit 1. SMBus target address bits 2 and 3 are always 1 for the TUSB8040A1. When SMBus mode is enabled using SMBUSz, this pin sets the value of the SMBus target address bit 1.
			Can be left unconnected if full power management and SMBus are not implemented.
			Ganged operation enable/SMBus Address bit 2.
			The value of the pin is sampled at the deassertion of reset to set the power switch and over current detection mode as follows:
GANGED_SMBA2	I, PU		0 = Power Gangs not supported
			1 = Power Gangs supported
			When SMBus mode is enabled using SMBUSz, this pin sets the value of the SMBus target address bit 2.
			Port Indicator LED Status/SMBus Address bit 3.
		PU B37	The value of the pin is sampled at the deassertion of reset to determine the port indicator support for the hub as follows:
PORTINDz_SMBA3	I, PU		0 = Port Indicator LEDs are enabled
			1 = Port Indicator LEDs are not enabled
			When SMBus mode is enabled using SMBUSz, this pin sets the value of the SMBus target address bit 3.

### 表 5-6. Test and Miscellaneous Signals (continued)

SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION
VDD33	Р	B2, A10, A14, B24, B28, B35, A45, A47, B46, B48	3.3-V power rail
VDD	Ρ	A2, A5, A6, B8, B10, B12, B16, A20, A26, A29, A32, A35, A38, B38, B41, B43, A52	1.1-V power rail
GND	G	A43, A53	Ground, Power Pad



	_	- 1	& 5-7. Fower Signals (continued)
SIGNAL NAME	TYPE	PIN NO.	DESCRIPTION
GND_NC	G	C1, C2, C3, C4	The corner pins, which are for mechanical stability of the package, are connected to ground internally. These pins may be connected to GND or left unconnected.
NC	NC	A40, A51, B5, B32,	No connect

### 表 5-7. Power Signals (continued)



### **6** Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>DD33</sub>	Steady state supply voltage	- 0.3	3.8	V
V <sub>DD11</sub>	- Steady-state supply voltage	- 0.3	1.4	V
	USB 2.0 DP/DM	- 0.3	VDD33 + 0.3 ≤ 3.	
V <sub>IO</sub>	SuperSpeed USB TXP/M and RXP/M		VDD33 + 0.3 $\leqslant$ 3.8	V
	XI/XO	- 0.3	1.98	V
	3.3-V Tolerant I/O	- 0.3	VDD33 + 0.3 $\leqslant$ 3.8	
V <sub>USB_VB</sub> US		- 0.3	1.2	V
T <sub>stg</sub>	Storage temperature range	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under # 6.3 is not implied. Expose to absolute-maximum-rated conditions for extended periods may affect device reliability

### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD33</sub>	Steady-state supply voltage	3	3.3	3.6	V
V <sub>DD11</sub> <sup>(1)</sup>		1.045	1.1	1.26	
	USB 2.0 DP/DM	0		V <sub>DD33</sub>	V
V <sub>IO</sub>	SuperSpeed USB TXP/M and RXP/M	0		V <sub>DD33</sub>	
	XI/XO	0		1.8	
	3.3-V Tolerant I/O	0		V <sub>DD33</sub>	
V <sub>USB_VBUS</sub>		0		1.155	V
T <sub>A</sub>	Operating free-air temperature range	0	25	70	°C
TJ	Operating junction temperature range	0	25	105	°C

(1) A 1.05-V supply may be used as long as minimum supply conditions are met.



### **6.4 Thermal Information**

		TUSB8040A1	
	THERMAL METRIC	RKM	UNIT
		100 PINS	
θ JA	Junction-to-ambient thermal resistance	25.6	
<sup>θ</sup> JCtop	Junction-to-case (top) thermal resistance	9.5	
θ <sub>JB</sub>	Junction-to-board thermal resistance	15.2	°C M
ψJT	Junction-to-top characterization parameter	0.1	0/11
ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.5	
<sup>θ</sup> JCbot	Junction-to-case (bottom) thermal resistance	0.4	

### 6.5 3.3-V I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAM	ETER	OPERATION	TEST CONDITIONS	MIN	MAX	UNIT
VIH	High-level input voltage <sup>(1)</sup>	VDD33		2	VDD33	V
V	Low-level input voltage <sup>(1)</sup>			0	0.8	V
VIL		VDD33	JTAG pins only	0	0.55	v
VI	Input voltage			0	VDD33	V
Vo	Output voltage <sup>(2)</sup>			0	VDD33	V
tt	Input transition time $(t_{rise} \text{ and } t_{fall})$			0	25	ns
V <sub>hys</sub>	Input hysteresis <sup>(3)</sup>				0.13 x VDD33	V
V <sub>OH</sub>	High-level output voltage	VDD33	I <sub>OH</sub> = -4 mA	2.4		V
V <sub>OL</sub>	Low-level output voltage	VDD33	I <sub>OL</sub> = 4 mA		0.4	V
I <sub>OZ</sub>	High-impedance, output current <sup>(2)</sup>	VDD33	V <sub>I</sub> = 0 to VDD33		±20	μΑ
I <sub>OZP</sub>	High-impedance, output current with internal pullup or pulldown resistor <sup>(4)</sup>	VDD33	$V_{I} = 0$ to VDD33		±225	μΑ
I <sub>I</sub>	Input current <sup>(5)</sup>	VDD33	V <sub>I</sub> = 0 to VDD33		±15	μΑ

Applies to external inputs and bidirectional buffers.
 Applies to external outputs and bidirectional buffers.

Applies to GRSTz. (3)

(4) Applies to pins with internal pullups/pulldowns.
(5) Applies to external input buffers.



### 6.6 Hub Input Supply Current

Typical values measured at  $T_A = 25^{\circ}C$ 

DADAMETED		VDD	
	3.3 V	1.1 V	
LOW POWER MODES			
Power On (after Reset)	4	68	mA
Upstream Disconnect	4	68	mA
Suspend	4	68	mA
ACTIVE MODES (US state / DS State)			
3.0 host / 1 SS Device and Hub in U1	46	260	mA
3.0 host / 1 SS Device and Hub in U0	46	400	mA
3.0 host / 2 SS Devices and Hub in U1	46	330	mA
3.0 host / 2 SS Devices and Hub in U0	46	540	mA
3.0 host / 3 SS Devices and Hub in U1	46	420	mA
3.0 host / 3 SS Devices and Hub in U0	46	650	mA
3.0 host / 4 SS Devices and Hub in U1	46	560	mA
3.0 host / 4 SS Devices and Hub in U0	46	770	mA
3.0 host / 1 SS and 1 HS Devices in U0 and active	90	430	mA
3.0 host / 2 SS and 2 HS Devices in U0 and active	105	570	mA
2.0 host / HS Device active	46	90	mA
2.0 host / 4 HS Device active	90	115	mA

### 6.7 Timing and Switching Characteristics

#### 6.7.1 Clock Generation

The TUSB8040A1 accepts a crystal input to drive an internal oscillator or an external clock source. If a clock is provided to XI instead of a crystal, XO is left open and VSSOSC should be connected to the PCB ground plane. Otherwise, if a crystal is used, the connection needs to follow the guidelines below. Since XI and XO are coupled to other leads and supplies on the PCB, it is important to keep them as short as possible and away from any switching leads. It is also recommended to minimize the capacitance between XI and XO. This can be accomplished by connecting the VSSOSC lead to the two external capacitors CL1 and CL2 and shielding them with the clean ground lines. The VSSOSC should not be connected to PCB ground when using a crystal.







#### 6.7.2 Crystal Requirements

The crystal must be fundamental mode with load capacitance of 12 pF to 24 pF and frequency stability rating of  $\pm 100$  PPM or better. To ensure proper startup oscillation condition, a maximum crystal equivalent series resistance (ESR) of 50  $\Omega$  is recommended. A parallel, 18-pF load capacitor should be used if a crystal source is used. VSSOSC should not be connected to the PCB ground plane.

#### 6.7.3 Input Clock Requirements

When using an external clock source such as an oscillator, the reference clock should have a ±100 PPM or better frequency stability and have less than 50-ps absolute peak to peak jitter or less than 25-ps peak to peak jitter after applying the USB 3.0 jitter transfer function. XI should be tied to the 1.8-V clock source and XO should be left floating. VSSOSC should be connected to the PCB ground plane.





### 7 Detailed Description

### 7.1 Overview

The TUSB8040A1 supports per port or ganged power switching and over-current protection.

An individually port power controlled hub switches power on or off to each downstream port as requested by the USB host. Also when an individually port power controlled hub senses an over-current event, only power to the affected downstream port will be switched off.

A ganged hub switches on power to all its downstream ports when power is required to be on for any port. The power to the downstream ports is not switched off unless all ports are in a state that allows power to be removed. Also when a ganged hub senses an over-current event, power to all downstream ports will be switched off.

The TUSB8040A1 also provides customization using an I<sup>2</sup>C EEPROM or configuration via an SMBus host for vendor specific PID, VID, and strings. For the TUSB8040A1 ports can also be marked as disabled or permanently attached using pin selection, I<sup>2</sup>C EEPROM or an SMBus host. The Device Status and Command Register at F8h cannot be modified by the contents of the I<sup>2</sup>C EEPROM.

## 7.2 Functional Block Diagram





### 7.3 Memory

BYTE ADDRESS	CONTENTS
00h	ROM Signature (55h)
01h	Vendor ID LSB
02h	Vendor ID MSB
03h	Product ID LSB
04h	Product ID MSB
05h	Device Configuration Register
06h	Battery Charging Support Register
07h	Device Removable Configuration Register
08h	Port Used Configuration Register
09h-0Fh	Reserved
10h-1Fh	Reserved
20h-21h	LangID Byte [1:0]
22h	Serial Number String Length
23h	Manufacturer String Length
24h	Product String Length
25h-2Fh	Reserved
30h-4Fh	Serial Number String Byte [31:0]
50h-8Fh	Manufacturer String Byte [63:0]
90h-CFh	Product String Byte [63:0]
D0-F7h	Reserved
F8h	Device Status and Command Register
F9-FFh	Reserved

#### 表 7-1. TUSB8040A1 Register Map

### 7.4 I<sup>2</sup>C EEPROM Operation

The TUSB8040A1 supports a single-controller, standard mode (100 kbit/s) connection to a dedicated  $I^2C$  EEPROM when the  $I^2C$  interface mode is enabled. In  $I^2C$  mode, the TUSB8040A1 reads the contents of the EEPROM at bus address 1010000b using 7-bit addressing starting at address 0. If the value of the EEPROM contents at byte 00h equals 55h, the TUSB8040A1 loads the configuration registers according to the EEPROM map. If the first byte is not 55h, the TUSB8040A1 exits the  $I^2C$  mode and continues execution with the default values in the configuration registers. The hub will not connect on the upstream port until the configuration is completed.

Note, some bytes located below offset 9h are optional. Please refer to the detailed register descriptions for any requirements on EEPROM configuration of registers.

For details on I<sup>2</sup>C operation refer to the UM10204 I<sup>2</sup>C-bus Specification and User Manual.



### 7.5 SMBus Target Operation

When the SMBus interface mode is enabled, the TUSB8040A1 supports read block and write block protocols as a target-only SMBus device.

The TUSB8040A1RKM target address is 1000 pgxy, where:

- p is the state of PORTINDz\_SMBA3 at reset,
- g is the state of GANGED\_SMBA2 at reset,
- x is the state of FULLPWRMGMTz\_SMBA1 at reset, and
- y indicates read (logic 1) or write (logic 0) access.

If the TUSB8040A1 is addressed by a host using an unsupported protocol it will not respond. The TUSB8040A1 will wait indefinitely for configuration by the SMBus host and will not connect on the upstream port until the SMBus host indicates configuration is complete by clearing the CFG\_ACTIVE bit.

For details on SMBus requirements refer to the System Management Bus Specification.

### 7.6 Configuration Registers

The internal configuration registers are accessed on byte boundaries. The configuration register values are loaded with defaults but can be over-written when the TUSB8040A1 is in I<sup>2</sup>C or SMBus mode.

#### 7.6.1 ROM Signature Register

图 7-1. Register Offset 0h									
7	6 5 4 3 2 1 0								
romSignature									
	RW-0								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-2. Bit Descriptions - ROM Signature Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:0	romSignature	RW	ROM Signature Register. This register is used by the TUSB8040A1 in I <sup>2</sup> C mode to validate the attached EEPROM has been programmed. The first byte of the EEPROM is compared to the mask 55h and if not a match, the TUSB8040A1 aborts the EEPROM load and executes with the register defaults.

#### 7.6.2 Vendor ID LSB Register

#### 图 7-2. Register Offset 1h

7	6	5	4	3	2	1	0	
	vendorldLsb							
RW-0	RW-1	RW-0	RW-1		RW-0		RW-1	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-3. Bit Descriptions - Vendor ID LSB Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:0	vendorldLsb	RW	Vendor ID LSB. Least significant byte of the unique vendor ID assigned by the USB-IF; the default value of this register is 51h representing the LSB of the TI Vendor ID 0451h. The value may be over-written to indicate a customer Vendor ID.



#### 7.6.3 Vendor ID MSB Register

图 7-3. Register Offset 2h									
7	6	5	4	3	2	1	0		
vendorldMsb									
			RV	V-0					

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7-4. Bit Descriptions - Vendor ID MSB Register								
BIT	FIELD NAME	ACCESS	DESCRIPTION					
7:0	vendorldMsb	RW	Vendor ID MSB. Most significant byte of the unique vendor ID assigned by the USB-IF; the default value of this register is 04h representing the MSB of the TI Vendor ID 0451h. The value may be over-written to indicate a customer Vendor ID.					

### 7.6.4 Product ID LSB Register

图 7-4. Register Offset 3h								
7	7 6 5 4 3 2 1 0							
	productIdLsb							
RW-0	RW-1	RW-0 RV				/-1	RW-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7-5. Bit Descriptions - Product ID LSB Register								
BIT	FIELD NAME	ACCESS	DESCRIPTION					
7:0	productIdLsb	RW	Product ID LSB. Least significant byte of the product ID assigned by Texas Instruments; the default value of this register is 46h representing the LSB of the product ID assigned by Texas Instruments. The value of this register will be reported as configured for the SuperSpeed USB Device descriptor. The USB 2.0 Device descriptor will report the value in this register with bit [1] toggled. This ensures that the USB drivers load properly for both hubs. The value may be over-written to indicate a customer product ID.					

#### 7.6.5 Product ID MSB Register

#### 图 7-5. Register Offset 4h

7	6	5	4	3	2	1	0	
	productIdMsb							
RW-1 RW-0								

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-6. Bit Descriptions - Product ID MSB Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:0	productIdMsb	RW	Product ID MSB. Most significant byte of the product ID assigned by Texas Instruments; the default value of this register is 80h representing the MSB of the product ID assigned by Texas Instruments. The value may be over-written to indicate a customer product ID.



### 7.6.6 Device Configuration Register

图 7-6. Register Offset 5h								
7	6	5	4	3	2	1	0	
customStrings	customSernum	u1u2Disable	portIndz	ganged	fullPwrMgmtz	u1u2TimerOvr	RSVD	
RW-0				RV	V-X		RO-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

			Device Configuration Register		
BIT	FIELD NAME	ACCESS	DESCRIPTION		
7	customStrings	RW	Custom Strings Enable. When this bit is set and the TUSB8040A1 is in $I^2C$ mode, the TUSB8040A1 loads the string registers from the contents of the EEPROM. When set and the TUSB8040A1 is in SMBUS mode, the string registers may written by an SMBus host. This bit defaults to 0.		
6	customSernum	RW	Custom Serial Number Enable. When this bit is set and the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads the serial number register from the contents of the EEPROM. When set and the TUSB8040A1 is in SMBUS mode, the Serial Number registers may written by an SMBus host. This bit defaults to 0.		
5	u1u2Disable	RW	U1 U2 Disable. When this bit is set the TUSB8040A1 will not initiate or accept any U1 or U2 requests on any port, upstream or downstream, unless it receives or sends a Force_LinkPM_Accept LMP. After receiving or sending an FLPMA LMP, it will continue to enable U1 and U2 according to USB 3.0 protocol until it gets a power-on reset or is disconnected on its upstream port. This bit is loaded at the deassertion of reset with the value of the SDA_SMBDAT terminal. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the value may be over-written by an SMBus host.		
4	portIndz	RW	Port Indicator Status. This bit shall be loaded at the de-assertion of reset with the value of PORTINDz_SMBA3 terminal. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the value may be overwritten by an SMBus host.		
3	ganged	RW	Ganged. This bit shall be loaded at the de-assertion of reset with the value of GANGEd_SMBA2 terminal. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the value may be overwritten by an SMBus host.		
2	fullPwrMgmtz	RW	Full Power Management. This bit is loaded at the de-assertion of reset with the value of the FULLPWRMGMTz_SMBA1 terminal. When this bit is 0, power switching and over-current detection is supported whether bus- or self-powered. When the bit is 1 and the device is bus powered, power switching is supported but over-current detection is not supported. When the bit is 1 and the device is self-powered over-current detection is supported but power switching is not supported. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the value may be over-written by an SMBus host.		
1	u1u2TimerOvr	RW	U1 U2 Timer Override. When this bit is set the TUSB8040A1 will override the downstream ports u1/u2 timeout values set by software. If software sets a value in the range of 1-FF, the TUSB8040A1 will use the value FF. If software sets a value of 0, the TUSB8040A1 will use the value 0.This bit is loaded at the de-assertion of reset with the value of the SCL_SMBCLK terminal. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the value may be over- written by an SMBus host.		
0	RSVD	RO	Reserved. Read only, returns 0 when read.		

### 表 7-7. Bit Descriptions - Device Configuration Register



### 7.6.7 Battery Charging Support Register

#### 图 7-7. Register Offset 6h

7	6	5	4	3	2	1	0
RSVD				batEn[3:0]			
RO-0				RV	/-X		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-8. Bit Descriptions - Battery Charging Support Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:4	RSVD	RO	Reserved. Read only, returns 0 when read.
3:0	batEn[3:0]	RW	Battery Charger Support. The bits in this field indicate whether the downstream port implements the charging port features. A value of 0 indicates the port does not implement the charging port features. A value of 1 indicates the port does support the charging port features. Each bit corresponds directly to a downstream port, for example. batEn0 corresponds to downstream port 0. When in I <sup>2</sup> C/SMBus mode the bits in this field corresponding to the enabled ports per used[3:0] may be over- written by EEPROM contents or by an SMBus host. The default value for these bits are loaded at the de-assertion of reset with the value of the PWRON[3:0]z_BATEN[3:0] as follows: bateEn[3:0] defaults to wxyzb, where w is PWRON3z_BATEN3, x is PWRON2z_BATEN2, y is PWRON1z_BATEN1 and z is PWRON0z_BATEN0.

#### 7.6.8 Device Removable Configuration Register

#### 图 7-8. Register Offset 7h

7	6	5	4	3	2	1	0
RSVD					rmbl	[3:0]	
RO-0				RV	V-X		

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-9. Bit Descriptions - Device Removable Configuration Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:4	RSVD	RO	Reserved. Read only, returns 0 when read.
3:0	rmbl[3:0]	RW	Removable. The bits in this field indicate whether a device attached to downstream ports 3 through 0 are removable or permanently attached. A value of 0 indicates the device attached to the port is not removable. A value of 1 indicates the device attached to the port is removable. The default value for these bits are loaded at the de-assertion of reset with the value of LEDA[3:0]z_RMBL[3:0] as follows:
			rmbl[3:0] defaults to wxyzb,
			where w is LEDA3z_RMBL3, x is LEDA2z_RMBL2, y is LEDA1z_RMBL1 and z is LEDA0z_RMBL0.



### 7.6.9 Port Used Configuration Register

图 7-9. Register Offset 8h								
7	6	5	4	3	2	1	0	
RSVD			used[3:0]					
RO-0				RW	/-X			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-10. Bit Descriptions - Port Used Configuration Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:4	RSVD	RO	Reserved. Read only, returns 0 when read.
3:0	used[3:0]	RW	Used. The bits in this field indicate whether downstream ports 3 through 0 are enabled or disabled for use. A value of 0 indicates the port is not used. A value of 1 indicates the port is used. The default value for these bits are loaded at the de-assertion of reset with the value of LEDG[3:0]z_USED[3:0] as follows:
			used[3:0] defaults to wxyzb,
			where w is LEDG3z_USED3, x is LEDG2z_USED2, y is LEDG1z_USED1 and z is LEDG0z_USED0.

#### 7.6.10 Reserved Register

#### 图 7-10. Register Offset 9h

7	6	5	4	3	2	1	0
		RSVD					
RV	V-0		RO-0 RW-0				V-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-11. Bit Descriptions - Reserved Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:6	RSVD	RW	Reserved. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads these bits from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host. These bits shall be programmed to 0 for normal operation.
5:2	RSVD	RO	Reserved. Read only, returns 0 when read.
1:0	RSVD	RW	Reserved. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads these bits from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host. These bits shall be programmed to 0 for normal operation.



#### 7.6.11 Reserved Register

图 7-11. Register Offset Ah									
7	6	5	4	3	2	1	0		
	RSVD								
RO-0 RW-0 I				RW-1	RO-0				

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-12. Bit Descriptions - Reserved Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:5	RSVD	RO	Reserved. Read only, returns 0 when read.
4:2	RSVD	RW	Reserved. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads these bits from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host. These bits shall be programmed to 0 for normal operation.
1	RSVD	RW	Reserved. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads these bits from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host. This bit shall be programmed to 1 for normal operation.
0	RSVD	RO	Reserved. Read only, returns 0 when read.

#### 7.6.12 Language ID LSB Register

#### 图 7-12. Register Offset 20h

7	6	5	4	3	2	1	0
	langldLsb						
RW-0				RW-1	RW	-0	RW-1

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-13. Bit Descriptions - Language ID LSB Register

	••		
BIT	FIELD NAME	ACCESS	DESCRIPTION
7:0	langldLsb	RW	Language ID least significant byte. This register contains the value returned in the LSB of the LANGID code in string index 0. The TUSB8040A1 only supports one language ID. The default value of this register is 09h representing the LSB of the LangID 0409h indicating English United States. When customStrings is 1, this field may be over- written by the contents of an attached EEPROM or by an SMBus host.

#### 7.6.13 Language ID MSB Register

### 图 7-13. Register Offset 21h

7	6	5	4	3	2	1	0
langldMsb							
		RW-0	RW-1	RW	-0		



	表 7-14. Bit Descriptions - Language ID MSB Register						
BIT	FIELD NAME	ACCESS	DESCRIPTION				
7:0	langIdMsb	RW	Language ID most significant byte. This register contains the value returned in the MSB of the LANGID code in string index 0. The TUSB8040A1 only supports one language ID. The default value of this register is 04h representing the MSB of the LangID 0409h indicating English United States. When customStrings is 1, this field may be over- written by the contents of an attached EEPROM or by an SMBus host.				

#### 7.6.14 Serial Number String Length Register

### 图 7-14. Register Offset 22h

7	6	5	4	3	2	1	0
RS	SVD			serNum	StringLen		
R	D-0	RW-0	RW-1	RW-0	RW-1	RV	V-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-15. Bit Descriptions - Serial Number String Length Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:6	RSVD	RO	Reserved. Read only, returns 0 when read.
5:0	serNumStringLen	RW	Serial number string length. The string length in bytes for the serial number string. The default value is 14h, indicating that a 20-byte serial number string is supported. The maximum string length is 32 bytes. This field may be over-written by the contents of an attached EEPROM or by an SMBus host. When the field is non-zero, a serial number string of serNumbStringLen bytes is returned at string index 1 from the data contained in the Serial Number String registers.

#### 7.6.15 Manufacturer String Length Register

#### 图 7-15. Register Offset 23h

7	6	5	4	3	2	1	0
RSVD	mfgStringLen						
RO-0	RW	-0	RW-1	RW-0	RW-1	RW	/-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-16. Bit Descriptions - Manufacturer String Length Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7	RSVD	RO	Reserved. Read only, returns 0 when read.
6:0	mfgStringLen	RW	Manufacturer string length. The string length in bytes for the manufacturer string. The default value is 0, indicating that a manufacturer string is not provided. The maximum string length is 64 bytes. When the field is non-zero, a manufacturer string of mfgStringLen bytes is returned at string index 3 from the data contained in the Manufacturer String registers.

#### 7.6.16 Product String Length Register

#### 图 7-16. Register Offset 24h

7	6	5	4	3	2	1	0	
RSVD		prodStringLen						
RO-0	RW-0							



	表 7-17. Bit Descriptions - Product String Length Register						
BIT	FIELD NAME	ACCESS	DESCRIPTION				
7	RSVD	RO	Reserved. Read only, returns 0 when read.				
6:0	prodStringLen	RW	Product string length. The string length in bytes for the product string. The default value is 0, indicating that a product string is not provided. The maximum string length is 64 bytes. When the field is non-zero, a product string of prodStringLen bytes is returned at string index 2 from the data contained in the Product String registers.				

#### 7.6.17 Reserved Register

图 7-17. Register Offse	t 2Fh
------------------------	-------

7	6	5	4	3	2	1	0
	RSVD						
RO-0							RW-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### 表 7-18. Bit Descriptions - Reserved Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:1	RSVD	RO	Reserved. Read only, returns 0 when read.
0	RSVD	RW	Reserved. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host. This bit shall be programmed to 0 for normal operation.

### 7.6.18 Serial Number Registers

7	6	5	4	3	2	1	0
serialNumber[n]							
RW-X							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-19. Bit Descriptions - Serial Number Registers

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:0	serialNumber[n]	RW	Serial Number byte N. The serial number returned in the Serial Number string descriptor at string index 1. The default value of these registers is calculated from the Die ID fields in the fuseRom. When customSernum is 1, these registers may be over-written by EEPROM contents or by an SMBus host. The serial number will be returned in USB 2.0 descriptor of the TUSB8040A1.

#### 7.6.19 Manufacturer String Registers

#### 图 7-19. Register Offset 50h-8Fh

7	6	5	4	3	2	1	0
mfgStringByte[n]							
RW-0							



表 7-20. Bit Descriptions - Manufacturer String Registers						
BIT	FIELD NAME	ACCESS	DESCRIPTION			
7:0	mfgStringByte[n]	RW	Manufacturer string byte N. These registers provide the string values returned for string index 3 when mfgStringLen is greater than 0. The number of bytes returned in the string is equal to mfgStringLen. The programmed data should be in UNICODE UTF-16LE encodings as defined by The Unicode Standard, Worldwide Character Encoding, Version 5.0.			



### 7.6.20 Product String Registers

图 7-20. Register Offset 90h-CFh	
---------------------------------	--

7	6	5	4	3	2	1	0
prodStringByte[n]							
RW-0							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-21. Bit Descriptions - Product String Registers

	• •		
BIT	FIELD NAME	ACCESS	DESCRIPTION
7:0	prodStringByte[n]	RW	Product string byte N. These registers provide the string values returned for string index 2 when prodStringLen is greater than 0. The number of bytes returned in the string is equal to prodStringLen. The programmed data should be in UNICODE UTF-16LE encodings as defined by The Unicode Standard, Worldwide Character Encoding, Version 5.0.

#### 7.6.21 Additional Feature Configuration Register

#### 图 7-21. Register Offset F0h

7	6	5	4	3	2	1	0
			RSVD				usb3spreadDis
			RO-0				RW-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-22. Bit Descriptions - Additional Feature Configuration Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:1	RSVD	RO	Reserved. Read only, returns 0 when read.
0	usb3spreadDis	RW	USB 3.0 Spread Spectrum Clocking Disable. When this bit is set USB 3.0 spread spectrum clocking is disabled. This bit is loaded at the de- assertion of reset with the value of the SS_SUSPEND pin. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the value may be over-written by an SMBus host. This bit shall be programmed to 0 for normal operation.

### 7.6.22 Reserved Register

#### 图 7-22. Register Offset F1h

7	6	5	4	3	2	1	0
RSVD							
R\	V-0 RO-0				RW-0		

表 7-23. Bit Descriptions	; -	Reserved Register	
--------------------------	-----	-------------------	--

······································					
BIT	FIELD NAME	ACCESS	DESCRIPTION		
7:6	RSVD	RW	Reserved. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads these bits from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host.		
5:1	RSVD	RO	Reserved. Read only, returns 0 when read.		



表 7-23. Bit Descriptions - Reserved Register (continued)						
BIT	FIELD NAME	ACCESS	DESCRIPTION			
0	RSVD	RW	Reserved. When the TUSB8040A1 is in $I^2C$ mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host. This bit shall be programmed to 0 for normal operation.			

#### 7.6.23 Reserved Register

图 7-23. Register Offset F2h							
7	6	5	4	3	2	1	0
RSVD							
RO-0						RW-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 7-24. Bit Descriptions - Reserved Register						
BIT	FIELD NAME	ACCESS	DESCRIPTION			
7:1	RSVD	RO	Reserved. Read only, returns 0 when read.			
0	RSVD	RW	Reserved. When the TUSB8040A1 is in I <sup>2</sup> C mode, the TUSB8040A1 loads this bit from the contents of the EEPROM. When the TUSB8040A1 is in SMBUS mode, the values may be over-written by an SMBus host. This bit shall be programmed to 0 for normal operation.			

#### 7.6.24 Device Status and Command Register

#### 图 7-24. Register Offset F8h

7	6	5	4	3	2	1	0
		RS	VD			smbusRst	cfgActive
		R	D-0			RSU-0	RCU-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

#### 表 7-25. Bit Descriptions - Device Status and Command Register

BIT	FIELD NAME	ACCESS	DESCRIPTION
7:2	RSVD	RO	Reserved. Read only, returns 0 when read.
1	smbusRst	RSU	SMBus interface reset. This bit resets the SMBus target interface to its default state and loads the registers back to their GRSTz values. This bit is set by writing a 1 and is cleared by hardware on completion of the reset. A write of 0 has no effect. (Not used with $l^2C$ )
0	cfgActive	RCU	Configuration active. This bit indicates that configuration of the TUSB8040A1 is currently active. The bit is set by hardware when the device enters the I <sup>2</sup> C or SMBus mode. The TUSB8040A1 does not connect on the upstream port while this bit is 1.When in I <sup>2</sup> C mode, the bit is cleared by hardware when the TUSB8040A1 exits the I <sup>2</sup> C mode. When in the SMBus mode, this bit must be cleared by the SMBus host in order to exit the configuration mode and allow the upstream port to connect. The bit is cleared by a writing 1. A write of 0 has no effect.



### 8 Applications, Implementation, and Layout

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 8.1 Application Information

The TUSB8040A1 is a four-port USB 3.0 compliant hub that provides simultaneous SuperSpeed USB and highspeed/full-speed connections on the upstream port, and SuperSpeed USB, high-speed, full-speed, or low speed connections on the downstream port. The TUSB8040A1 can be used in any application that needs additional USB compliant ports. For example, a specific notebook may only have two downstream USB ports, thus by using the TUSB8040A1, the notebook can increase the downstream port count to five.

#### 8.2 Typical Application

A common application for the TUSB8040A1 is as a self-powered, standalone USB hub product. The product is powered by an external 5 V DC power adapter. In this application, a USB cable plugs the TUSB8040A1 upstream port into a USB host controller. The downstream ports of the TUSB8040A1 are exposed to users for connecting USB hard drives, cameras, flash drives, or any USB compliant device.



图 8-1. Discrete USB Hub Product



### 8.2.1 Design Requirements

Design Parameter	Value			
VDD Supply	1.1 V			
VDD33 Supply	2.2 V			
Upstream Port USB Support (SS, HS, FS)	SS, HS, FS			
Downstream Port 0 USB Support (SS, HS, FS, LS)	SS, HS, FS, LS			
Downstream Port 1USB Support (SS, HS, FS, LS)	SS, HS, FS, LS			
Downstream Port 2 USB Support (SS, HS, FS, LS)	SS, HS, FS, LS			
Downstream Port 3 USB Support (SS, HS, FS, LS)	SS, HS, FS, LS			
Number of Removable Downstream Ports	4			
Number of Non-Removable Downstream Ports	0			
Full Power Management of Downstream Ports	Yes (FULLPWRMGMT = 0)			
Individual Control of Downstream Port Power Switch	Yes (GANGED = 0)			
Power Switch Enable Polarity	Active Low (HS_SUSPEND = 0)			
Battery Charge Support for Downstream Port 1	Yes			
Battery Charge Support for Downstream Port 2	Yes			
Battery Charge Support for Downstream Port 3	Yes			
Battery Charge Support for Downstream Port 4	Yes			
Downstream Port 1 Is Device Removable	Yes			
Downstream Port 2 Is Device Removable	Yes			
Downstream Port 3 Is Device Removable	Yes			
Downstream Port 4 Is Device Removable	Yes			
Downstream Port 1 Used (Enabled)	Yes			
Downstream Port 2 Used (Enabled)	Yes			
Downstream Port 3 Used (Enabled)	Yes			
Downstream Port 4 Used (Enabled)	Yes			
I2C EEPROM Support	No			
24MHz Clock Source	Crystal			

### 表 8-1. Design Parameters

# 8.2.2 Detailed Design Procedure

### 8.2.2.1 Upstream Port Implementation







The upstream port of the TUSB8040A1 is connected to a USB3 Type B connector. The VBUS signal from the USB3 Type B connector is fed through a voltage divider. The purpose of the voltage divider is to ensure the level meets USB\_VBUS input requirements. Additionally, a  $9.09K \Omega + -1\%$  precision resistor reference return must be connected between terminals USB\_R1 and USB\_R1RTN.

#### 8.2.2.2 Downstream Port 1 Implementation



#### 图 8-3. Downstream Port 1 Implementation

The downstream port 1 of the TUSB8040A1 is connected to a USB3 Type A connector. With PWRON0z\_BATEN0 pin pulled-up, battery charge support is enabled for the port. If battery charge support is not needed, the internal pull-down resistor will disable it by default. Also, the internal pull-up resistors on the LEDG0z\_USED0 and LEDA0z\_RMBL0 pins mark the port as functional and device removable (for the opposite, external pull-downs are required).

#### 8.2.2.3 Downstream Port 2 Implementation



#### 图 8-4. Downstream Port 2 Implementation

The downstream port 2 of the TUSB8040A1 is connected to a USB3 Type A connector. With PWRON1z\_BATEN1 pin pulled-up, battery charge support is enabled for the port. If battery charge support is not needed, the internal pull-down resistor will disable it by default. Also, the internal pull-up resistors on the LEDG1z\_USED1 and LEDA1z\_RMBL1 pins mark the port as functional and device removable (for the opposite, external pull-downs are required).



#### 8.2.2.4 Downstream Port 3 Implementation



图 8-5. Downstream Port 3 Implementation

The downstream port 3 of the TUSB8040A1 is connected to a USB3 Type A connector. With PWRON2z\_BATEN2 pin pulled-up, battery charge support is enabled for the port. If battery charge support is not needed, the internal pull-down resistor will disable it by default. Also, the internal pull-up resistors on the LEDG2z\_USED2 and LEDA2z\_RMBL2 pins mark the port as functional and device removable (for the opposite, external pull-downs are required).

#### 8.2.2.5 Downstream Port 4 Implementation





The downstream port 4 of the TUSB8040A1 is connected to a USB3 Type A connector. With PWRON3z\_BATEN3 pin pulled-up, battery charge support is enabled for the port. If battery charge support is not needed, the internal pull-down resistor will disable it by default. Also, the internal pull-up resistors on the LEDG3z\_USED3 and LEDA3z\_RMBL3 pins mark the port as functional and device removable (for the opposite, external pull-downs are required).



#### 8.2.2.6 VBUS Power Switch Implementation



#### 图 8-7. VBUS Power Switch Implementation

This implementation uses the Texas Instruments TPS2560 Dual Channel Precision Adjustable Current-Limited power switch. For details on this power switch or other power switches available from Texas Instruments, refer to the Texas Instruments website.



#### 8.2.2.7 Clock, Reset, I<sup>2</sup>C/SMBUS, and Misc



图 8-8. Clock, Reset, I<sup>2</sup>C/SMBUS, and Misc

The HS\_SUSPEND is pulled-down, which results in active low power enable (PWRON0z, PWRON1z, PWRON2z, and PWRON3z) for a USB VBUS power switch. The 1  $\mu$  F capacitor on the GRSTZ pin can only be used if the VDD11 supply is stable before the VDD33 supply. The capacitor may need to be adjusted, depending on the power ramp of the two supplies. Also, the GANGED pin and FULLPWRMGMTZ pin are pulled low, resulting in individual power support for each downstream port. Additionally, this particular implementation has the I<sup>2</sup>C/SMBUS and JTAG interfaces disabled, thus all terminals related to them are left unconnected.

#### 8.2.2.8 Power Implementation



图 8-9. Power Implementation



### 8.2.3 Application Curve







### 8.2.4 Power Supply Recommendations

### 8.2.4.1 Power Up and Reset

The TUSB8040A1 does not have specific power sequencing requirements with respect to the core power (VDD) or I/O and analog power (VDD33). The core power (VDD) or I/O power (VDD33) may be powered up for an indefinite period of time while the other is not powered up if all of these constraints are met:

- All maximum ratings and recommended operating conditions are observed.
- All warnings about exposure to maximum rated and recommended conditions are observed, particularly junction temperature. These apply to power transitions as well as normal operation.
- Bus contention while VDD33 is powered up must be limited to 100 hours over the projected life-time of the device.
- Bus contention while VDD33 is powered down may violate the absolute maximum ratings.

A supply bus is powered up when the voltage is within the recommended operating range. It is powered down when it is below that range, either stable or in transition.

A minimum reset duration of 3 ms is required. This is defined as the time when the power supplies are in the recommended operating range to the de-assertion of GRSTz. This can be generated using programmable-delay supervisory device or using an RC circuit.

A supply bus is powered up when the voltage is within the recommended operating range. It is powered down when it is below that range, either stable or in transition.

Copyright © 2023 Texas Instruments Incorporated



A minimum reset duration of 3 ms is required. This is defined as the time when the power supplies are in the recommended operating range to the de-assertion of GRSTz. This can be generated using programmable-delay supervisory device or using an RC circuit.

#### 8.2.5 Layout

#### 8.2.5.1 Layout Guidelines

#### 8.2.5.1.1 Part Placement

- If possible, place all active components on the top layer of the board stack up.
- Place the crystal as close as possible to the TUSB8040A1, and on the top layer of the board stack up to avoid the use of any vias in the clock trace.
- Place the voltage regulators as far away as possible from the TUSB8040A1, the crystal, and the differential pairs.
- Place the TUSB8040A1 apart from the USB connectors (if possible).
- Place the SuperSpeed (SS) transmit differential pair capacitors as close as possible to the USB connector pins. The ESD protection device (if used) should also be placed as close as possible to the USB connectors.
- In general, the bulk capacitors associated with each power rail should be placed as close as possible to the voltage regulators.

#### 8.2.5.1.2 Board Layout Considerations

#### 8.2.5.1.2.1 RKM Package - QFN (Quad Flat No-Lead)

- The RKM package has 0.6-mm (~24 mil) pin pitch. The TUSB8040A1 EVM is routed on 4 layers: signal, power, ground, and signal. This 4 layer board still meets requirements of 0.062 thickness ±0.010.
- The TUSB8040A1 has a thermal pad of 5.5 × 5.5 ±0.1 mm that must be connected to ground through a system of vias.
- All vias under the device should be solder masked to avoid any potential issues with thermal pad layouts.

#### 8.2.5.1.2.2 Impedance

The differential pair traces for each USB port (USB\_DP\_XX/USB\_DM\_XX, SB\_SSTXP\_XX/USB\_SSTXM\_XX, USB\_SSRXP\_XX/USB\_SSRXM\_XX) must be designed with a characteristic impedance of 90  $\Omega$  ±10% between the complementary signals (that is, + and -). The width and spacing of the differential pair traces can be modified to achieve the characteristic impedance of 90  $\Omega$ , and may differ depending on the PCB stack up and materials used. The differential traces on the TUSB8040A1 EVM are 4.1 mils wide with 7.4 mil spacing from a pin pad that is approximately 9.5 mils wide.

The remaining traces should be as close as possible to  $50-\Omega$  characteristic impedance. To meet this impedance requirement, the traces on the EVM are 6.0 mils wide. Due to constraints from routing the differential pairs, board stack up, and board thickness requirements, the board fabricator may not be able to get to precisely 50  $\Omega$ , in which case maintaining impedances within ±20% of 50  $\Omega$  is acceptable.

#### 8.2.5.1.2.3 Critical Signals

- Differential pair signals
- External crystal signals
- Power and ground signals (particularly VBUS and Earth GND)

Important rules for the routing of these critical signals are:

- Run all critical signals on a signal plane adjacent to a solid ground plane layer, if possible.
- Never cross power and ground plane boundaries with critical signals, particularly at a 90° angle.
- Avoid 90° turns in traces, use 45° turns or use bevels instead.
- Keep digital signals away from the differential pairs and the crystal circuitry.
- · See the following sections for more information on the routing of critical signals.



### 8.2.5.1.2.4 Crystal

The XI terminal of the TUSB8040A1 requires a crystal input or an external clock source to the 1.8-V input. Since a 24-MHz crystal is used on the TUSB8040A1 EVM, the other side of the crystal is attached to the XO terminal and the ground connections of the load capacitors are attached to VSS\_OSC.

Care should be taken in the layout of the crystal to reduce noise and jitter. The crystal should be located as close as physically possible to the TUSB8040A1 XI and XO terminals. This connection should be short and direct.

#### 8.2.5.1.2.5 USB Interface

The USB ports of the TUSB8040A1 are attached to USB 3.0 connectors. These port connectors allow the hub to communicate to downstream USB 3.0 devices in SS, or downstream USB 2.0 devices in high-speed or full-speed or low-speed. The upstream connection allows simultaneous SS and high-speed connections. The connection speed determination is done automatically by the TUSB8040A1.

#### 8.2.5.1.2.6 Differential Pair Signals

Notes on routing differential pair signals:

- Minimize the trace lengths of the differential pair traces. The maximum recommended trace length for SS differential pair signals and USB 2.0 differential pair signals is eight inches. Longer trace lengths require careful routing to assure proper signal integrity.
- Match the etch lengths of the differential pair traces (that is, DP and DM or SSRXP and SSRXM or SSTXP and SSTXM). There should be less than 5 mils difference between a SS differential pair signal and its complement. The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.
- Route the differential pair traces parallel to one another and close together as much as possible. The traces should be symmetrical.
- The etch lengths of the differential pair groups do not need to match (that is, the length of the SSRX pair to that of the SSTX pair), but all trace lengths should be minimized.

#### 备注

To minimize crosstalk, the spacing between the TX and RX signal pairs for each interface should be five times the width of the trace (5W rule). For instance, on the TUSB8040A1 EVM there are 27.5 mils of space between the TX and RX differential pairs. If this 5W rule cannot be implemented, then the space between the TX and RX differential pairs should be maximized as much as possible and ground-fill should be placed between the two. In this case, it is better to route each differential pair on opposite sides of the board with a ground plane between them.

- There should be a general keep-out region of at least 20 mils around the differential pairs so that signals, components, or power/ground planes are not routed close to the differential pairs. The exception is at the TUSB8040A1.
- Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, ensure that the same via type and placement are used for both signals in a pair. Any vias used should be placed as close to the TUSB8040A1 as possible.
- Do not place power fuses across the differential pair traces.
- It is preferable to route the differential pair signals directly from the port to the via under the TUSB8040A1. On the TUSB8040A1 EVM, the differential pair signals "fly-by" the ESD protection devices so that no stubs are created. Depending on board layout, this may not always be possible.
- The differential pairs should be routed over a solid ground plane. This ground plane should run under the entire trace length from the TUSB8040A1 (or via) to the pins of the USB connectors and extend past the traces by 10 mils. Avoid routing differential pairs at 90° angles over power plane edges.
- To ease routing, the polarity of the SS differential pairs can be swapped. Thus SSTXP can be routed to SSTXM, or SSRXM can be routed to SSRXP.
- To route the differential pairs of the TUSB8040A1 to the USB connectors, it is necessary on the downstream ports to cross the SSTX pair and the SSRX pair. To avoid using multiple sets of vias, these were carefully placed on the TUSB8040A1 EVM so that the crossover was inherent in the board design, and both pairs of signals (along with the USB 2.0 differential pair) were routed on the bottom layer.





图 8-20. Using Via Placement to Cross the SSTX and SSRX Pairs



#### 8.2.5.1.2.6.1 Internal Bond Wire Mismatch

The routing of the SS differential pairs must take into account the internal bond wire mismatch inherent in the dual row RKM package. Internal wire lengths (in mil) are below.

Signal Name	Pin No.	Bondwire Length (mil)	Difference (mil)
USB_SSTXM_UP	A42	125	28
USB_SSTXP_UP	B39	97	
USB_SSRXM_UP	B40	89	20
USB_SSRXP_UP	A44	109	
USB_DM_UP	B42	81	22
USB_DP_UP	A46	103	
USB_DP_DN0	B1	102	34
USB_DM_DN0	A1	136	
USB_SSRXP_DN0	B3	80	32
USB_SSRXM_DN0	A3	112	
USB_SSTXP_DN0	B4	72	30
USB_SSTXM_DN0	A4	102	
USB_SSRXP_DN2	B6	59	22
USB_SSRXM_DN2	A7	81	
USB_SSTXP_DN2	B7	58	23
USB_SSTXM_DN2	A8	81	
USB_DP_DN2	A9	82	20
USB_DM_DN2	B9	62	
USB_DM_DN3	A31	87	26
USB_DP_DN3	B29	61	
USB_SSRXP_DN3	B30	59	22
USB_SSRXM_DN3	A33	81	
USB_SSTXP_DN3	B31	58	23
USB_SSTXM_DN3	A34	81	
USB_SSRXP_DN1	B33	66	27
USB_SSRXM_DN1	A36	93	
USB_SSTXP_DN1	B34	74	27
USB_SSTXM_DN1	A37	101	
USB_DM_DN1	A39	126	34
USB_DP_DN1	B36	92	

表	8-2.	Internal	Bond	Wire	Mismatch
s.	·	miterinar	Donia		monuton

#### 8.2.5.1.2.7 Port Connectors

Most TUSB8040A1 customers will use thru-hole USB 3.0 standard connectors with mounting pegs soldered into the board for more rigid connections. The thru-hole connectors allow differential pairs to be routed on the bottom layer of the EVM without requiring any vias to the top layer at the connector. Routing on the bottom layer of the EVM to the thru-hole connector can reduce the stub length caused by the thru-hole pins.

The outside shield of the connector should be tied to chassis ground to provide a low impedance path to the chassis ground for ESD current. If galvanic isolation is required, the outside shield should be isolated from digital ground with a parallel combination of a 1-M  $\Omega$  resistor and capacitors of 0.1  $\mu$  F and 0.001  $\mu$  F. Pins 4 and 7 of the USB 3.0 connector should be connected to digital ground. Both of these pins should be connected directly to the board ground plane as close to the connector as possible.

#### 8.2.5.1.2.8 Reset Terminals

Asserting the TUSB8040A1 GRSTZ pin low resets the TUSB8040A1. The GRSTZ signal should be held low for a minimum of 3 ms from the time that the power supplies reach the minimum required supply voltage (90% of nominal) and the crystal is active, to ensure a valid reset. An external delay capacitor of 1  $\mu$  F along with the internal pull-up resistor can be used to generate the power on reset pulse; the voltage ramp of the



implementation dictates the necessary capacitor value. An alternative to this passive reset is to actively drive GRSTZ low, using external circuitry for the minimum reset time following power on.

#### 8.2.5.1.2.9 Miscellaneous Terminals

The USB\_R1 and USBR1\_RTN terminals require a precision resistor. A 9.09-k $\Omega$  ±1% resistor should be placed in parallel across these terminals, as close to the device as possible.

While the TUSB8040A1 EVM can utilize external pull up and pull down resistors on these terminals, there are inherent pull-ups and pull-downs implemented within the TUSB8040A1.

#### 备注

The internal pull-up and pull-down resistors of the TUSB8040A1 have a nominal value of 22 k $\Omega$  (150  $\mu$  A at 3.3 V). If using an external pull up on a terminal that has an internal pull- down resistor, TI recommends using a value of 7.5 k $\Omega$  or smaller. If using an external pull down on a terminal that has an internal pull-up resistor, TI recommends using a value of 7.5 k $\Omega$  or smaller.

- SMBUSz The I<sup>2</sup>C interface mode is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power-on reset, SMBUS mode is enabled.
- SDA\_SMBDAT and SCL\_SMBCLK Serial EEPROM or SMBUS interface. On the EVM, these pins are
  routed to a serial EEPROM socket with 1-k Ω pull-up resistors installed on both signals. If the TUSB8040A1 is
  being used in SMBUS mode, then these signals become the data and clock signal, respectively. The
  TUSB8040A1 has internal pull-downs on these terminals.

The SDA\_SMBDAT terminal is sampled at the de-assertion of reset to determine if SS low power states U1 and U2 are disabled. If SDA\_SMBDAT is high, U1 and U2 low power states are disabled. If SDA\_SMBDAT is low, U1 and U2 low power states are enabled. Disabling U1 and U2 allows the TUSB8040A1 to work with USB 3.0 devices that do not implement low power states per the USB 3.0 specification. If the EEPROM or SMBUS is implemented, the value of the u1u2Disable bit in the Device Configuration Register determines if the low power states U1 and U2 are disabled.

The SCL\_SMBCLK terminal is sampled at the de-assertion of reset to determine if SuperSpeed low power state (U1 and U2) initiation is disabled. If SCL\_SMBCLK is high, U1 and U2 low power state initiation is disabled. If SCL\_SMBCLK is low, U1 and U2 low power states are completely enabled. Disabling U1 and U2 initiation allows the TUSB8040A1RKM to accept requests to enter low power states from the host or downstream devices, but it will not initiate the transitions. If the EEPROM or SMBUS is implemented, the value of the u1u2TimerOvr bit in the Device Configuration Register determines if the low power state initiation is disabled.

- HS\_SUSPEND\_POLARITY Downstream port power switch enable polarity is set to active high if a pull-up is placed on this terminal and sampled at power-on reset. The TUSB8040A1 has an internal pull-down on this terminal to set the power enables to active low by default. Since this terminal also acts as an LED output, a pull-up value of 330 Ω is recommended if an LED with series resistance of 1 kΩ is used for the status LED circuit.
- **SS\_SUSPEND\_SSC** Spread spectrum clocking is disabled if a pull-up is placed on this terminal and sampled at power-on reset. The TUSB8040A1 has an internal pull down on this terminal to enable SSC by default. Since this terminal also acts as an LED output, a pull-up value of 330 ohm is recommended if a LED with series resistance of 1K is used for the status LED circuit.

#### 8.2.5.1.2.10 Power Control and Battery Charging Terminals

- FULLPWRMGMTZ\_SMBA1 Full power management is enabled and reported in the USB descriptors when a 4.7-k Ω pull-down is placed on this terminal and sampled at power-on reset. The TUSB8040A1 as an internal pull-up on this terminal, the TUSB8040A1 defaults to a non full power management state, which is a lower cost implementation where no downstream port power control is implemented. This pin also acts as the interface for the SMBA1 signal when a SMBus host is connected to the TUSB8040A1.
- **GANGED\_SMBA2** Individual port power management is enabled and reported in the USB descriptors when a 4.7-k Ω pull-down is placed on this terminal and sampled at power-on reset. The TUSB8040A1 has



an internal pull-up on this terminal. The TUSB8040A1 defaults to a ganged power management state, which is a lower cost implementation. This pin also acts as the interface for the SMBA2 signal when a SMBus host is connected to the TUSB8040A1.

- PWRON0Z\_BATEN0 Battery charging on downstream port 0 is disabled by default via the internal pulldown resistor on this terminal. If a 4.7-k Ω pull-up is placed on this terminal and sampled at power on reset, battery charging on the downstream port 0 is enabled. After reset, this signal acts at the active low power enable/disable for the downstream port power switch for port 0.
- OVERCUR0Z An over-current event on port 0 is reported to the TUSB8040A1 by the downstream port
  power controller circuitry using this terminal. The TUSB8040A1 has an internal pull-up on this terminal to
  avoid any unexpected over-current reporting, but an external pull-up resistor is recommended for noisy
  applications.
- PWRON1Z\_BATEN1 Battery charging on downstream port 1 is disabled by default via the internal pulldown resistor on this terminal. If a 4.7-k Ω pull-up is placed on this terminal and sampled at power on reset, battery charging on the downstream port 1 is enabled. After reset, this signal acts at the active low power enable/disable for the downstream port power switch for port 1.
- **OVERCUR1Z** An over-current event on port 1 is reported to the TUSB8040A1 by the downstream port power controller circuitry using this terminal. The TUSB8040A1 has an internal pull-up on this terminal to avoid any unexpected over-current reporting, but an external pull-up resistor is recommended for noisy applications.
- **PWRON2Z\_BATEN2** Battery charging on downstream port 2 is disabled by default via the internal pulldown resistor on this terminal. If a 4.7-k Ω pull-up is placed on this terminal and sampled at power on reset, battery charging on the downstream port 2 is enabled. After reset, this signal acts at the active low power enable/disable for the downstream port power switch for port 2.
- **OVERCUR2Z** An over-current event on port 2 is reported to the TUSB8040A1 by the downstream port power controller circuitry using this terminal. The TUSB8040A1 has an internal pull-up on this terminal to avoid any unexpected over-current reporting, but an external pull-up resistor is recommended for noisy applications.
- **PWRON3Z\_BATEN3** Battery charging on downstream port 3 is disabled by default via the internal pulldown resistor on this terminal. If a 4.7-k Ω pull-up is placed on this terminal and sampled at power on reset, battery charging on the downstream port 3 is enabled. After reset, this signal acts at the active low power enable/disable for the downstream port power switch for port 3.
- **OVERCUR32** An over-current event on port 3 is reported to the TUSB8040A1 by the downstream port power controller circuitry using this terminal. The TUSB8040A1 has an internal pull-up on this terminal to avoid any unexpected over-current reporting, but an external pull-up resistor is recommended for noisy applications.

	Downstream Facing Hub Port State						
Power Switching	Powered-Off	Disconnected, Disabled, Not Configured, Resetting, Testing	Enabled, Transmit, Receive	Suspended, Resuming, Restart			
With	Off or amber if over- current	Off	Green	Off			
Without	Off	Off or amber if over- current	Green	Off			

#### 8.2.5.1.2.11 USB 2.0 Port Indicator LED Terminals

表 8-3. Port State to Port Indicator Color Map	ping
---	------

PORTINDZ\_SMBA3 - Individual USB 2.0 port indicator LEDs are enabled and reported in the USB descriptors when a 4.7-k Ω pull-down is placed on this terminal and sampled at power-on reset. The TUSB8040A1 has an internal pull-up on this terminal. The TUSB8040A1 defaults to the lower cost implementation without the port LEDs. This pin also acts as the interface for the SMBA3 signal when a SMBus host is connected to the TUSB8040A1.

#### TUSB8040A1 ZHCSB17D - FEBRUARY 2013 - REVISED JULY 2023



- LEDA0Z\_RMBL0 Removable device mode on port 0 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 0 is reported in the USB descriptors as a non-removable port with a permanently attached device. After reset, this signal acts as the active low USB 2.0 port indicator status amber LED for port 0.
- LEDG0Z\_USED0 Port 0 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 0 will not be an active port. After reset, this signal acts as the active low USB 2.0 port indicator status green LED for port 0.
- LEDA1Z\_RMBL1 Removable device mode on port 1 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 1 is reported in the USB descriptors as a non-removable port with a permanently attached device. After reset, this signal acts as the active low USB 2.0 port indicator status amber LED for port 1.
- LEDG1Z\_USED1 Port 1 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 1 will not be an active port. After reset, this signal acts as the active low USB 2.0 port indicator status green LED for port 1.
- LEDA2Z\_RMBL2 Removable device mode on port 2 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 2 is reported in the USB descriptors as a non-removable port with a permanently attached device. After reset, this signal acts as the active low USB 2.0 port indicator status amber LED for port 2.
- LEDG2Z\_USED2 Port 2 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 2 will not be an active port. After reset, this signal acts as the active low USB 2.0 port indicator status green LED for port 2.
- LEDA3Z\_RMBL3 Removable device mode on port 3 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 3 is reported in the USB descriptors as a non-removable port with a permanently attached device. After reset, this signal acts as the active low USB 2.0 port indicator status amber LED for port 3.
- LEDG3Z\_USED3 Port 3 is enabled by default via the internal pull-up resistor on this terminal. If a 4.7-k Ω pull-down is placed on this terminal and sampled at power on reset, port 3 will not be an active port. After reset, this signal acts as the active low USB 2.0 port indicator status green LED for port 3.

#### 8.2.5.1.3 Power

#### 8.2.5.1.3.1 Power

VDD11 and VDDA11 should be implemented as a single power plane, as should VDD33, VDDA33 and VDDA33\_OSC.

- The VDD11 terminals supply 1.1-V power to the core of the TUSB8040A1. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The DC resistance of the ferrite bead on the 1.1-V power rail can affect the voltage provided to the device, due to the high current draw on the power rail. The output of the 1.1-V voltage regulator may need to be adjusted to account for this, or a ferrite bead with low DC resistance (less than 0.05 Ω) can be selected.
- The VDD33 terminals supply 3.3-V power to the I/O of the TUSB8040A1. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- All power rails require a 10- µ F capacitor or 1- µ F capacitors for stability and noise immunity. These bulk capacitors can be placed anywhere on the power rail. The smaller decoupling capacitors should be placed as close to the TUSB8040A1 power pins as possible, with an optimal grouping of two of differing values per pin.

#### 8.2.5.1.3.2 Downstream Port Power

- The downstream port power VBUS must be supplied by a source capable of supplying 5 V and up to 900 mA per port. Downstream port power switches can be controlled by the TUSB8040A1 signals. It is also possible to leave the downstream port power always enabled.
- A large bulk low-ESR capacitor of 22  $\,\mu$  F or larger is required on each downstream port's VBUS to limit inrush current.
- The ferrite beads on the VBUS pins of the downstream USB port connections are recommended for both ESD and EMI reasons. A 0.1- μ F capacitor on the USB connector side of the ferrite provides a low



impedance path to ground for fast rise time ESD current that might have coupled onto the VBUS trace from the cable.

#### 8.2.5.1.3.3 Ground

Only one board ground plane should be used in the design. This provides the best image plane for signal traces running above the plane. The thermal pad of the TUSB8040A1 and any of the voltage regulators should be connected to this plane with vias. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.

#### 8.2.5.2 Layout Example



Note the EVM dimensions of  $3" \times 4"$  accommodates various lab test components; actual production implementations can be much smaller. Also, the TUSB8040A1EVM is laid out to accept either a TUSB8040A1 unit or a socket. This socket functionality would not need to be duplicated on a production implementation.



### 9 Device and Documentation Support

### 9.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 9.2 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.5 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TUSB8040A1RKMR	NRND	Production	WQFN-MR (RKM)   100	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB8040A1 RKM
TUSB8040A1RKMR.A	NRND	Production	WQFN-MR (RKM)   100	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB8040A1 RKM
TUSB8040A1RKMR.B	NRND	Production	WQFN-MR (RKM)   100	3000   LARGE T&R	-	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB8040A1 RKM

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are	nominal
-----------------	-----	---------

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB8040A1RKMR	WQFN- MR	RKM	100	3000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Jul-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB8040A1RKMR	WQFN-MR	RKM	100	3000	367.0	367.0	38.0



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) staggered multi-row package configuration.
- ${
  m ar{L}}$  Pin A1 identifiers are located on both top and bottom of the package and within the zone indicated.
- The Pin A1 identifiers are either a molded, marked, or metal feature.
- E. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- F. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# RKM (S-PWQFN-N100)

# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司