

# TS5A23167 0.9Ω 双 SPST 模拟开关

## 5V/3.3V 双通道模拟开关

### 1 特性

- 断电模式下的隔离,  $V_+ = 0$
- 低导通状态电阻 ( $0.9\Omega$ )
- 控制输入可承受 5.5V 电压
- 低电荷注入
- 低总谐波失真 (THD)
- 1.65V 至 5.5V 单电源运行
- 锁断性能超过 100mA (符合 JESD 78, II 类规范的要求)
- 静电放电 (ESD) 性能测试符合 JESD 22 标准
  - 2000V 人体放电模型 (A114-B, II 类)
  - 1000V 充电器件模型 (C101)

### 2 应用

- 手机
- 掌上电脑 (PDA)
- 便携式仪表
- 音频和视频信号路由
- 低电压数据采集系统
- 通信电路
- 调制解调器
- 硬盘
- 计算机外设
- 无线终端和外设

### 3 说明

TS5A23167 是一款双路单刀单掷 (SPST) 模拟开关，工作电压范围为 1.65V 至 5.5V。此器件具有较低的导通状态电阻。该器件具有出色的总谐波失真 (THD) 性能和极低的功耗。这些特性再加上低功耗性能，使得这款器件适合于便携式音频应用。


#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
TS5A23167	超薄小外形尺寸封装 (VSSOP)(8)	2.30mm × 2.00mm
	DSBGA (8)	1.25mm × 2.25mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

中的 NC1 和 NC2

简化原理图



## 目录

1 特性 .....	1	7 Parameter Measurement Information .....	15
2 应用 .....	1	8 Detailed Description .....	19
3 说明 .....	1	8.1 Overview .....	19
4 修订历史记录 .....	2	8.2 Functional Block Diagram .....	19
5 Pin Configuration and Functions .....	3	8.3 Feature Description .....	19
6 Specifications .....	4	8.4 Device Functional Modes .....	19
6.1 Absolute Maximum Ratings .....	4	9 Application and Implementation .....	20
6.2 ESD Ratings .....	4	9.1 Application Information .....	20
6.3 Recommended Operating Conditions .....	4	9.2 Typical Application .....	20
6.4 Thermal Information .....	4	10 Power Supply Recommendations .....	21
6.5 Electrical Characteristics for 5-V Supply .....	5	11 Layout .....	21
6.6 Electrical Characteristics for 5-V Supply (continued) .....	6	11.1 Layout Guidelines .....	21
6.7 Electrical Characteristics for 3.3-V Supply .....	7	11.2 Layout Example .....	21
6.8 Electrical Characteristics for 3.3-V Supply (continued) .....	8	12 器件和文档支持 .....	22
6.9 Electrical Characteristics for 2.5-V Supply .....	9	12.1 器件支持 .....	22
6.10 Electrical Characteristics for 2.5-V Supply (continued) .....	10	12.2 接收文档更新通知 .....	23
6.11 Electrical Characteristics for 1.8-V Supply .....	11	12.3 社区资源 .....	23
6.12 Electrical Characteristics for 1.8-V Supply (continued) .....	12	12.4 商标 .....	23
6.13 Typical Characteristics .....	13	12.5 静电放电警告 .....	23
		12.6 术语表 .....	23
		13 机械、封装和可订购信息 .....	23

**4 修订历史记录**

注：之前版本的页码可能与当前版本有所不同。

**Changes from Revision B (January 2019) to Revision C**

	Page
• 将引脚 NO1 和 NO2 改为：简化原理图.....	1
• Changed pins NO1 and NO2 To: NC1 and NC2 in the <i>Functional Block Diagram</i> .....	19
• Changed L From: Off To: On in <a href="#">Table 1</a> .....	19
• Changed H From: On To: Off in <a href="#">Table 1</a> .....	19



**Changes from Revision A (September 2012) to Revision B**

	Page
• 添加了引脚配置和功能部分、ESD 额定值表、特性说明部分、器件功能模式、应用和实施部分、电源建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分 .....	1
• Changed the DSBGA package pin numbers .....	3

**Changes from Original (May 2005) to Revision A**

	Page
• 更新了封装选项信息 .....	1

## 5 Pin Configuration and Functions



### Pin Functions

<b>PIN</b>			<b>TYPE</b>	<b>DESCRIPTION</b>
<b>NAME</b>	<b>DCU NO.</b>	<b>DSBGA NO.</b>		
NC1	1	A1	I/O	Normally closed
COM1	2	B1	I/O	Common
IN2	3	C1	GND	Digital control pin to connect COM to NC
GND	4	D1	I	Digital ground
NC2	5	D2	I	Normally closed
COM2	6	C2	I/O	Common
IN1	7	B2	I/O	Digital control pin to connect COM to NC
V+	8	A2	PWR	Power Supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1) (2)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_+$	Supply voltage range <sup>(3)</sup>		-0.5	6.5	V
$V_{NC}$ $V_{COM}$	Analog voltage range <sup>(3) (4) (5)</sup>		-0.5	$V_+ + 0.5$	V
$I_K$	Analog port diode current	$V_{NC}, V_{COM} < 0$	-50		mA
$I_{NC}$ $I_{COM}$	On-state switch current	$V_{NC}, V_{COM} = 0 \text{ to } V_+$	-200	200	mA
	On-state peak switch current <sup>(6)</sup>		-400	400	
$V_I$	Digital input voltage range <sup>(3) (4)</sup>		-0.5	6.5	V
$I_{IK}$	Digital clamp current	$V_I < 0$	-50		mA
$I_+$	Continuous current through $V_+$			100	mA
$I_{GND}$	Continuous current through GND		-100	100	mA
$T_{stg}$	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 5.5 V maximum.
- (6) Pulse at 1-ms duration < 10% duty cycle.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	+2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	+1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{I/O}$	Input/output voltage	0	$V_+$	V
$V_+$	Supply voltage	1.65	5.5	V
$V_I$	Control Input Voltage	0	5.5	V
$T_A$	Operating free-air temperature	-40	85	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TS5A23166		UNIT
		DCU (VSSOP)	YZP (DSBGA)	
		8 PINS	8 PINS	
$R_{0JA}$	Junction-to-ambient thermal resistance	212.2	98.0	°C/W
$R_{0JC(top)}$	Junction-to-case (top) thermal resistance	77.6	1.1	°C/W
$R_{0JB}$	Junction-to-board thermal resistance	91.7	26.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	7.1	0.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	91.1	26.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics for 5-V Supply<sup>(1)</sup>

$V_+ = 4.5 \text{ V}$  to  $5.5 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{\text{COM}}, V_{\text{NC}}$				0	$V_+$		V
Peak ON resistance	$r_{\text{peak}}$	$0 \leq V_{\text{NC}} \leq V_+, I_{\text{COM}} = -100 \text{ mA}$ , Switch ON, See Figure 13	25°C	4.5 V	0.9	1.1		$\Omega$
			Full			1.2		
ON-state resistance	$r_{\text{on}}$	$V_{\text{NC}} = 2.5 \text{ V}, I_{\text{COM}} = -100 \text{ mA}$ , Switch ON, See Figure 13	25°C	4.5 V	0.75	0.9		$\Omega$
			Full			1		
ON-state resistance match between channels	$\Delta r_{\text{on}}$	$V_{\text{NC}} = 2.5 \text{ V}, I_{\text{COM}} = -100 \text{ mA}$ , Switch ON, See Figure 13	25°C	4.5 V	0.04	0.1		$\Omega$
			Full			0.1		
ON-state resistance flatness	$r_{\text{on}(\text{flat})}$	$0 \leq V_{\text{NC}} \leq V_+, I_{\text{COM}} = -100 \text{ mA}$ , Switch ON, See Figure 13	25°C	4.5 V	0.2			$\Omega$
			25°C		0.15	0.25		
			Full			0.25		
NC OFF leakage current	$I_{\text{NC(OFF)}}$	$V_{\text{NC}} = 1 \text{ V}, V_{\text{COM}} = 4.5 \text{ V}$ , or $V_{\text{NC}} = 4.5 \text{ V}, V_{\text{COM}} = 1 \text{ V}$ , Switch OFF, See Figure 14	25°C	5.5 V	0 V	4	20	nA
			Full		-150		150	
	$I_{\text{NC(PWROFF)}}$	$V_{\text{NC}} = 0 \text{ to } 5.5 \text{ V}, V_{\text{COM}} = 5.5 \text{ V to } 0$ , Switch OFF, See Figure 14	25°C	0 V	-10	0.2	10	$\mu\text{A}$
			Full		-50		50	
COM OFF leakage current	$I_{\text{COM(OFF)}}$	$V_{\text{COM}} = 1 \text{ V}, V_{\text{NC}} = 4.5 \text{ V}$ , or $V_{\text{COM}} = 4.5 \text{ V}, V_{\text{NC}} = 1 \text{ V}$ , Switch OFF, See Figure 14	25°C	5.5 V	0 V	4	20	nA
			Full		-150		150	
	$I_{\text{COM(PWROFF)}}$	$V_{\text{COM}} = 0 \text{ to } 5.5 \text{ V}, V_{\text{NC}} = 5.5 \text{ V to } 0$ , Switch OFF, See Figure 14	25°C	0 V	-10	0.2	10	$\mu\text{A}$
			Full		-50		50	
NC ON leakage current	$I_{\text{NC(ON)}}$	$V_{\text{NC}} = 1 \text{ V}, V_{\text{COM}} = \text{Open}$ , or $V_{\text{NC}} = 4.5 \text{ V}, V_{\text{COM}} = \text{Open}$ , Switch ON, See Figure 15	25°C	5.5 V	-5	0.4	5	nA
			Full		-50		50	
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{COM}} = 1 \text{ V}, V_{\text{NC}} = \text{Open}$ , or $V_{\text{COM}} = 4.5 \text{ V}, V_{\text{NC}} = \text{Open}$ , Switch ON, See Figure 15	25°C	5.5 V	-5	0.4	5	nA
			Full		-50		50	
<b>Digital Control Inputs (IN1, IN2)<sup>(2)</sup></b>								
Input logic high	$V_{\text{IH}}$		Full		2.4	5.5		V
Input logic low	$V_{\text{IL}}$		Full		0	0.8		V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$V_I = 5.5 \text{ V or } 0$	25°C	5.5 V	-2	0.3	2	nA
			Full		-20		20	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## 6.6 Electrical Characteristics for 5-V Supply<sup>(1)</sup> (continued)

$V_+ = 4.5 \text{ V to } 5.5 \text{ V}$ ,  $T_A = -40^\circ\text{C} \text{ to } 85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
<b>Dynamic</b>									
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_+$ , $R_L = 50 \Omega$ ,	$C_L = 35 \text{ pF}$ , See Figure 17	25°C	5 V	1	4.5	7.5	ns
				Full	4.5 V to 5.5 V	1	9		
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_+$ , $R_L = 50 \Omega$ ,	$C_L = 35 \text{ pF}$ , See Figure 17	25°C	5 V	4.5	8	11	ns
				Full	4.5 V to 5.5 V	3.5	13		
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0$ , $R_{GEN} = 0$ ,	$C_L = 1 \text{ nF}$ , See Figure 21	25°C	5 V	6			pC
NC OFF capacitance	C <sub>NC(OFF)</sub>	$V_{NC} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V	19			pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	5 V	18			pF
NC ON capacitance	C <sub>NC(ON)</sub>	$V_{NC} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V	35.5			pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	5 V	35.5			pF
Digital input capacitance	C <sub>I</sub>	$V_I = V_+$ or GND,	See Figure 16	25°C	5 V	2			pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 18	25°C	5 V	150			MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , $f = 1 \text{ MHz}$ ,	Switch OFF, See Figure 19	25°C	5 V	-62			dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $f = 1 \text{ MHz}$ ,	Switch ON, See Figure 20	25°C	5 V	-85			dB
Total harmonic distortion	THD	$R_L = 600 \Omega$ , $C_L = 50 \text{ pF}$ ,	$f = 20 \text{ Hz to } 20 \text{ kHz}$ , See Figure 22	25°C	5 V	0.005			%
<b>Supply</b>									
Positive supply current	I <sub>+</sub>	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	5.5 V	0.01	0.1	1	μA
				Full					

- (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

## 6.7 Electrical Characteristics for 3.3-V Supply<sup>(1)</sup>

$V_+ = 3\text{ V}$  to  $3.6\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{\text{COM}}, V_{\text{NC}}$				0	$V_+$		V
Peak ON resistance	$r_{\text{peak}}$	$0 \leq V_{\text{NC}} \leq V_+$ , $I_{\text{COM}} = -100\text{ mA}$ ,	Switch ON, See Figure 13	25°C	3 V	1.3	1.6	$\Omega$
				Full			1.8	
ON-state resistance	$r_{\text{on}}$	$V_{\text{NC}} = 2\text{ V}$ , $I_{\text{COM}} = -100\text{ mA}$ ,	Switch ON, See Figure 13	25°C	3 V	1.1	1.5	$\Omega$
				Full			1.7	
ON-state resistance match between channels	$\Delta r_{\text{on}}$	$V_{\text{NC}} = 2\text{ V}, 0.8\text{ V}$ , $I_{\text{COM}} = -100\text{ mA}$ ,	Switch ON, See Figure 13	25°C	3 V	0.04	0.1	$\Omega$
				Full			0.1	
ON-state resistance flatness	$r_{\text{on(flat)}}$	$0 \leq V_{\text{NC}} \leq V_+$ , $I_{\text{COM}} = -100\text{ mA}$ ,	Switch ON, See Figure 13	25°C	3 V	0.3		$\Omega$
				25°C		0.15	0.25	
		$V_{\text{NC}} = 2\text{ V}, 0.8\text{ V}$ , $I_{\text{COM}} = -100\text{ mA}$ ,	Switch ON, See Figure 13	Full			0.25	
NC OFF leakage current	$I_{\text{NC(OFF)}}$	$V_{\text{NC}} = 1\text{ V}$ , $V_{\text{COM}} = 3\text{ V}$ , or $V_{\text{NC}} = 3\text{ V}$ , $V_{\text{COM}} = 1\text{ V}$ ,	Switch OFF, See Figure 14	25°C	3.6 V	-5	0.5	5
				Full		-50		50
	$I_{\text{NC(PWROFF)}}$	$V_{\text{NC}} = 0$ to $3.6\text{ V}$ , $V_{\text{COM}} = 3.6\text{ V}$ to 0,	Switch OFF, See Figure 14	25°C		-5	0.1	5
				Full		-25		25
COM OFF leakage current	$I_{\text{COM(OFF)}}$	$V_{\text{COM}} = 1\text{ V}$ , $V_{\text{NC}} = 3\text{ V}$ , or $V_{\text{COM}} = 3\text{ V}$ , $V_{\text{NC}} = 1\text{ V}$ ,	Switch OFF, See Figure 14	25°C	3.6 V	-5	0.5	5
				Full		-50		50
	$I_{\text{COM(PWROFF)}}$	$V_{\text{COM}} = 0$ to $3.6\text{ V}$ , $V_{\text{NC}} = 3.6\text{ V}$ to 0,	Switch OFF, See Figure 14	25°C		-5	0.1	5
				Full		-25		25
NC ON leakage current	$I_{\text{NC(ON)}}$	$V_{\text{NC}} = 1\text{ V}$ , $V_{\text{COM}} = \text{Open}$ , or $V_{\text{NC}} = 3\text{ V}$ , $V_{\text{COM}} = \text{Open}$ ,	Switch ON, See Figure 15	25°C	3.6 V	-2	0.3	2
				Full		-20		20
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{COM}} = 1\text{ V}$ , $V_{\text{NC}} = \text{Open}$ , or $V_{\text{COM}} = 3\text{ V}$ , $V_{\text{NC}} = \text{Open}$ ,	Switch ON, See Figure 15	25°C	3.6 V	-2	0.3	2
				Full		-20		20
<b>Digital Control Inputs (IN1, IN2)<sup>(2)</sup></b>								
Input logic high	$V_{\text{IH}}$		Full		2	5.5		V
Input logic low	$V_{\text{IL}}$		Full		0	0.8		V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$V_I = 5.5\text{ V}$ or 0	25°C	3.6 V	-2	0.3	2	nA
			Full		-20		20	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## 6.8 Electrical Characteristics for 3.3-V Supply<sup>(1)</sup> (continued)

$V_+ = 3\text{ V}$  to  $3.6\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Dynamic</b>								
Turn-on time	$t_{ON}$	$V_{COM} = V_+$ , $R_L = 50\ \Omega$ ,	$C_L = 35\ \text{pF}$ , See Figure 17	25°C	3.3 V	1.5	5	9.5
				Full	3 V to 3.6 V	1.0	10	ns
Turn-off time	$t_{OFF}$	$V_{COM} = V_+$ , $R_L = 50\ \Omega$ ,	$C_L = 35\ \text{pF}$ , See Figure 17	25°C	3.3 V	4.5	8.5	11
				Full	3 V to 3.6 V	3	12.5	
Charge injection	$Q_C$	$V_{GEN} = 0$ , $R_{GEN} = 0$ ,	$C_L = 1\ \text{nF}$ , See Figure 21	25°C	3.3 V	6		pC
NC OFF capacitance	$C_{NC(OFF)}$	$V_{NC} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V	19.5		pF
COM OFF capacitance	$C_{COM(OFF)}$	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	3.3 V	18.5		pF
NC ON capacitance	$C_{NC(ON)}$	$V_{NC} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V	36		pF
COM ON capacitance	$C_{COM(ON)}$	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	3.3 V	36		pF
Digital input capacitance	$C_I$	$V_I = V_+$ or GND,	See Figure 16	25°C	3.3 V	2		pF
Bandwidth	BW	$R_L = 50\ \Omega$ , Switch ON,	See Figure 18	25°C	3.3 V	150		MHz
OFF isolation	$O_{ISO}$	$R_L = 50\ \Omega$ , $f = 1\ \text{MHz}$ ,	Switch OFF, See Figure 19	25°C	3.3 V	-62		dB
Crosstalk	$X_{TALK}$	$R_L = 50\ \Omega$ , $f = 1\ \text{MHz}$ ,	Switch ON, See Figure 20	25°C	3.3 V	-85		dB
Total harmonic distortion	THD	$R_L = 600\ \Omega$ , $C_L = 50\ \text{pF}$ ,	$f = 20\ \text{Hz}$ to $20\ \text{kHz}$ , See Figure 22	25°C	3.3 V	0.01		%
<b>Supply</b>								
Positive supply current	$I_+$	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	3.6 V	0.001	0.05	$\mu\text{A}$
				Full		0.3		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

## 6.9 Electrical Characteristics for 2.5-V Supply<sup>(1)</sup>

$V_+ = 2.3\text{ V}$  to  $2.7\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{\text{COM}}, V_{\text{NC}}$			2.3 V	0	$V_+$		V
Peak ON resistance	$r_{\text{peak}}$	$0 \leq V_{\text{NC}} \leq V_+, I_{\text{COM}} = -100\text{ mA}$ , Switch ON, See Figure 13	25°C	2.3 V	1.8	2.4		$\Omega$
			Full			2.6		
ON-state resistance	$r_{\text{on}}$	$V_{\text{NC}} = 2\text{ V}, I_{\text{COM}} = -100\text{ mA}$ , Switch ON, See Figure 13	25°C	2.3 V	1.2	2.1		$\Omega$
			Full			2.4		
ON-state resistance match between channels	$\Delta r_{\text{on}}$	$V_{\text{NC}} = 2\text{ V}, 0.8\text{ V}, I_{\text{COM}} = -100\text{ mA}$ , Switch ON, See Figure 13	25°C	2.3 V	0.04	0.15		$\Omega$
			Full			0.15		
ON-state resistance flatness	$r_{\text{on(flat)}}$	$0 \leq V_{\text{NC}} \leq V_+, I_{\text{COM}} = -100\text{ mA}$ , Switch ON, See Figure 13	25°C	2.3 V	0.7			$\Omega$
			25°C		0.4	0.6		
			Full			0.6		
NC OFF leakage current	$I_{\text{NC(OFF)}}$	$V_{\text{NC}} = 1\text{ V}, V_{\text{COM}} = 3\text{ V}$ , or $V_{\text{NC}} = 3\text{ V}, V_{\text{COM}} = 1\text{ V}$ , Switch OFF, See Figure 14	25°C	2.7 V	-5	0.3	5	nA
			Full		-50		50	
	$I_{\text{NC(PWROFF)}}$	$V_{\text{NC}} = 0$ to $3.6\text{ V}$ , $V_{\text{COM}} = 3.6\text{ V}$ to 0, Switch OFF, See Figure 14	25°C	0 V	-2	0.05	2	$\mu\text{A}$
			Full		-15		15	
COM OFF leakage current	$I_{\text{COM(OFF)}}$	$V_{\text{COM}} = 1\text{ V}, V_{\text{NC}} = 3\text{ V}$ , or $V_{\text{COM}} = 3\text{ V}, V_{\text{NC}} = 1\text{ V}$ , Switch OFF, See Figure 14	25°C	2.7 V	-5	0.3	5	nA
			Full		-50		50	
	$I_{\text{COM(PWROFF)}}$	$V_{\text{COM}} = 0$ to $3.6\text{ V}$ , $V_{\text{NC}} = 3.6\text{ V}$ to 0, Switch OFF, See Figure 14	25°C	0 V	-2	0.05	2	$\mu\text{A}$
			Full		-15		15	
NC ON leakage current	$I_{\text{NC(ON)}}$	$V_{\text{NC}} = 1\text{ V}, V_{\text{COM}} = \text{Open}$ , or $V_{\text{NC}} = 3\text{ V}, V_{\text{COM}} = \text{Open}$ , Switch ON, See Figure 15	25°C	2.7 V	-2	0.3	2	nA
			Full		-20		20	
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{COM}} = 1\text{ V}, V_{\text{NC}} = \text{Open}$ , or $V_{\text{COM}} = 3\text{ V}, V_{\text{NC}} = \text{Open}$ , Switch ON, See Figure 15	25°C	2.7 V	-2	0.3	2	nA
			Full		-20		20	
<b>Digital Control Inputs (IN1, IN2)<sup>(2)</sup></b>								
Input logic high	$V_{\text{IH}}$		Full		1.8	5.5		V
Input logic low	$V_{\text{IL}}$		Full		0	0.6		V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$V_I = 5.5\text{ V}$ or 0	25°C	2.7 V	-2	0.3	2	nA
			Full		-20		20	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## 6.10 Electrical Characteristics for 2.5-V Supply<sup>(1)</sup> (continued)

$V_+ = 2.3 \text{ V}$  to  $2.7 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
<b>Dynamic</b>									
Turn-on time	t <sub>ON</sub>	$V_{\text{COM}} = V_+$ , $R_L = 50 \Omega$ ,	$C_L = 35 \text{ pF}$ , See Figure 17	25°C	2.5 V	2	6	10	ns
				Full	2.3 V to 2.7 V	1		12	
Turn-off time	t <sub>OFF</sub>	$V_{\text{COM}} = V_+$ , $R_L = 50 \Omega$ ,	$C_L = 35 \text{ pF}$ , See Figure 17	25°C	2.5 V	4.5	8	12.5	ns
				Full	2.3 V to 2.7 V	3		15	
Charge injection	Q <sub>C</sub>	$V_{\text{GEN}} = 0$ , $R_{\text{GEN}} = 0$ ,	$C_L = 1 \text{ nF}$ , See Figure 21	25°C	2.5 V		4		pC
NC OFF capacitance	C <sub>NC(OFF)</sub>	$V_{\text{NC}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		19.5		pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	$V_{\text{COM}} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	2.5 V		18.5		pF
NC ON capacitance	C <sub>NC(ON)</sub>	$V_{\text{NC}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{\text{COM}} = V_+$ or GND, Switch ON,	See Figure 16	25°C	2.5 V		36.5		pF
Digital input capacitance	C <sub>I</sub>	$V_I = V_+$ or GND,	See Figure 16	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 18	25°C	2.5 V		150		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , $f = 1 \text{ MHz}$ ,	Switch OFF, See Figure 19	25°C	2.5 V		-62		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $f = 1 \text{ MHz}$ ,	Switch ON, See Figure 20	25°C	3.3 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$ , $C_L = 50 \text{ pF}$ ,	$f = 20 \text{ Hz}$ to $20 \text{ kHz}$ , See Figure 22	25°C	2.5 V		0.02		%
<b>Supply</b>									
Positive supply current	I <sub>+</sub>	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	2.7 V	0.001	0.02	0.25	μA
				Full					

- (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

## 6.11 Electrical Characteristics for 1.8-V Supply<sup>(1)</sup>

$V_+ = 1.65 \text{ V}$  to  $1.95 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted))

PARAMETER	SYMBOL	TEST CONDITIONS	$T_A$	$V_+$	MIN	TYP	MAX	UNIT
<b>Analog Switch</b>								
Analog signal range	$V_{\text{COM}}, V_{\text{NC}}$				0	$V_+$		V
Peak ON resistance	$r_{\text{peak}}$	$0 \leq V_{\text{NC}} \leq V_+$ , $I_{\text{COM}} = -100 \text{ mA}$ ,	Switch ON, See Figure 13	25°C	1.65 V	4.2	25	$\Omega$
				Full		30		
ON-state resistance	$r_{\text{on}}$	$V_{\text{NC}} = 2 \text{ V}$ , $I_{\text{COM}} = -100 \text{ mA}$ ,	Switch ON, See Figure 13	25°C	1.65 V	1.6	3.9	$\Omega$
				Full		4.0		
ON-state resistance match between channels	$\Delta r_{\text{on}}$	$V_{\text{NC}} = 2 \text{ V}, 0.8 \text{ V}$ , $I_{\text{COM}} = -100 \text{ mA}$ ,	Switch ON, See Figure 13	25°C	1.65 V	0.04	0.2	$\Omega$
				Full		0.2		
ON-state resistance flatness	$r_{\text{on(flat)}}$	$0 \leq V_{\text{NC}} \leq V_+$ , $I_{\text{COM}} = -100 \text{ mA}$ ,	Switch ON, See Figure 13	25°C	1.65 V	2.8		$\Omega$
				25°C		4.1	22	
		$V_{\text{NC}} = 2 \text{ V}, 0.8 \text{ V}$ , $I_{\text{COM}} = -100 \text{ mA}$ ,	Switch ON, See Figure 13	Full		27		
NC OFF leakage current	$I_{\text{NC(OFF)}}$	$V_{\text{NC}} = 1 \text{ V}$ , $V_{\text{COM}} = 3 \text{ V}$ , or $V_{\text{NC}} = 3 \text{ V}$ , $V_{\text{COM}} = 1 \text{ V}$ ,	Switch OFF, See Figure 14	25°C	1.95 V	-5	5	nA
				Full		-50	50	
	$I_{\text{NC(PWROFF)}}$	$V_{\text{NC}} = 0$ to $3.6 \text{ V}$ , $V_{\text{COM}} = 3.6 \text{ V}$ to 0,	Switch OFF, See Figure 14	25°C		-2	2	$\mu\text{A}$
				Full		-10	10	
COM OFF leakage current	$I_{\text{COM(OFF)}}$	$V_{\text{COM}} = 1 \text{ V}$ , $V_{\text{NC}} = 3 \text{ V}$ , or $V_{\text{COM}} = 3 \text{ V}$ , $V_{\text{NC}} = 1 \text{ V}$ ,	Switch OFF, See Figure 14	25°C	1.95 V	-5	5	nA
				Full		-50	50	
	$I_{\text{COM(PWROFF)}}$	$V_{\text{COM}} = 0$ to $3.6 \text{ V}$ , $V_{\text{NC}} = 3.6 \text{ V}$ to 0,	Switch OFF, See Figure 14	25°C		-2	2	$\mu\text{A}$
				Full		-10	10	
NC ON leakage current	$I_{\text{NC(ON)}}$	$V_{\text{NC}} = 1 \text{ V}$ , $V_{\text{COM}} = \text{Open}$ , or $V_{\text{NC}} = 3 \text{ V}$ , $V_{\text{COM}} = \text{Open}$ ,	Switch ON, See Figure 15	25°C	1.95 V	-2	2	nA
				Full		-20	20	
COM ON leakage current	$I_{\text{COM(ON)}}$	$V_{\text{COM}} = 1 \text{ V}$ , $V_{\text{NC}} = \text{Open}$ , or $V_{\text{COM}} = 3 \text{ V}$ , $V_{\text{NC}} = \text{Open}$ ,	Switch ON, See Figure 15	25°C	1.95 V	-2	2	nA
				Full		-20	20	
<b>Digital Control Inputs (IN1, IN2)<sup>(2)</sup></b>								
Input logic high	$V_{\text{IH}}$		Full		1.5	5.5		V
Input logic low	$V_{\text{IL}}$		Full		0	0.6		V
Input leakage current	$I_{\text{IH}}, I_{\text{IL}}$	$V_I = 5.5 \text{ V}$ or 0	25°C	1.95 V	-2	0.3	2	nA
			Full		-20	20		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

(2) All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.







## 6.12 Electrical Characteristics for 1.8-V Supply<sup>(1)</sup> (continued)

$V_+ = 1.65 \text{ V}$  to  $1.95 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (unless otherwise noted))

PARAMETER	SYMBOL	TEST CONDITIONS		T <sub>A</sub>	V <sub>+</sub>	MIN	TYP	MAX	UNIT
<b>Dynamic</b>									
Turn-on time	t <sub>ON</sub>	$V_{COM} = V_+$ , $R_L = 50 \Omega$ ,	$C_L = 35 \text{ pF}$ , See Figure 17	25°C	1.8 V	3	9	18	ns
				Full	1.65 V to 1.95 V	1	20		
Turn-off time	t <sub>OFF</sub>	$V_{COM} = V_+$ , $R_L = 50 \Omega$ ,	$C_L = 35 \text{ pF}$ , See Figure 17	25°C	1.8 V	5	10	15.5	ns
				Full	1.65 V to 1.95 V	4	18.5		
Charge injection	Q <sub>C</sub>	$V_{GEN} = 0$ , $R_{GEN} = 0$ ,	$C_L = 1 \text{ nF}$ , See Figure 21	25°C	1.8 V		2		pC
NC OFF capacitance	C <sub>NC(OFF)</sub>	$V_{NC} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		19.5		pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	$V_{COM} = V_+$ or GND, Switch OFF,	See Figure 16	25°C	1.8 V		18.5		pF
NC ON capacitance	C <sub>NC(ON)</sub>	$V_{NC} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_+$ or GND, Switch ON,	See Figure 16	25°C	1.8 V		36.5		pF
Digital input capacitance	C <sub>I</sub>	$V_I = V_+$ or GND,	See Figure 16	25°C	1.8 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 18	25°C	1.8 V		150		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , $f = 1 \text{ MHz}$ ,	Switch OFF, See Figure 19	25°C	1.8 V		-62		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $f = 1 \text{ MHz}$ ,	Switch ON, See Figure 20	25°C	1.8 V		-85		dB
Total harmonic distortion	THD	$R_L = 600 \Omega$ , $C_L = 50 \text{ pF}$ ,	$f = 20 \text{ Hz}$ to $20 \text{ kHz}$ See Figure 22	25°C	1.8 V		0.05 5		%
<b>Supply</b>									
Positive supply current	I <sub>+</sub>	$V_I = V_+$ or GND,	Switch ON or OFF	25°C	1.95 V	0.00 1	0.01	$\mu\text{A}$	
				Full			0.15		

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

## 6.13 Typical Characteristics



## Typical Characteristics (continued)








Figure 7. t<sub>ON</sub> and t<sub>OFF</sub> vs Temperature (V<sub>+</sub> = 5 V)Figure 8. t<sub>ON</sub> and t<sub>OFF</sub> vs Temperature (V<sub>+</sub> = 5 V)Figure 9. Bandwidth (V<sub>+</sub> = 5 V)Figure 10. OFF Isolation and Crosstalk (V<sub>+</sub> = 5 V)


Figure 11. Total Harmonic Distortion vs Frequency

Figure 12. Total Harmonic Distortion vs Frequency (V<sub>+</sub> = 5 V)

### Typical Characteristics (continued)



## 7 Parameter Measurement Information



**Figure 16. ON-State Resistance ( $r_{on}$ )**

### Parameter Measurement Information (continued)




Figure 17. OFF-State Leakage Current ( $I_{COM(OFF)}$ ,  $I_{NC(OFF)}$ ,  $I_{COM(PWROFF)}$ ,  $I_{NC(PWR(FF))}$ )




Figure 18. ON-State Leakage Current ( $I_{COM(ON)}$ ,  $I_{NC(ON)}$ )






Figure 19. Capacitance ( $C_I$ ,  $C_{COM(OFF)}$ ,  $C_{COM(ON)}$ ,  $C_{NC(OFF)}$ ,  $C_{NC(ON)}$ )

### Parameter Measurement Information (continued)




- (1) All input pulses are supplied by generators having the following characteristics:  
 $PRR \leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.
- (2)  $C_L$  includes probe and jig capacitance.

**Figure 20. Turnon ( $t_{ON}$ ) and Turnoff Time ( $t_{OFF}$ )**



**Figure 21. Bandwidth (BW)**



**Figure 22. OFF Isolation ( $O_{ISO}$ )**

### Parameter Measurement Information (continued)






Figure 23. Crosstalk ( $X_{TALK}$ )



- (1)  $C_L$  includes probe and jig capacitance.
- (2) All input pulses are supplied by generators having the following characteristics:  
PRR  $\leq 10$  MHz,  $Z_0 = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.

Figure 24. Charge Injection ( $Q_C$ )



- (1)  $C_L$  includes probe and jig capacitance.


Figure 25. Total Harmonic Distortion (THD)

## 8 Detailed Description

### 8.1 Overview

The TS5A23167 is a dual single-pole single-throw (SPST) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications. 表 2 shows the descriptions of each parameter specified in the datasheet.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

Tolerant control inputs allow 5-V logic levels to be present on the IN pin at any value of  $V_{CC}$ . Low ON-resistance allows minimal signal distortion through device.

### 8.4 Device Functional Modes

Table 1 shows the functional modes for TS5A23167.

**Table 1. Function Table**

IN	NC TO COM, COM TO NC
L	ON
H	OFF

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TS5A23167 dual SPST analog switch is a basic component that could be used in any electrical system design. One example application is a gain selector, which is described in the *Typical Application* section.

### 9.2 Typical Application




Figure 26. Gain-Control Circuit for OP Amplifier

#### 9.2.1 Design Requirements

By selecting values of  $R_1$  and  $R_2$ , such that  $R_x \gg r_{on(x)}$ ,  $r_{on}$  of TS5A23167 can be ignored. The gain of op amp can be calculated as follow:

$$\frac{V_o}{V_I} = 1 + R_{||}/R_3 \quad (1)$$

$$R_{||} = (R_1 + r_{on(1)}) \parallel (R_2 + r_{on(2)}) \quad (2)$$

#### 9.2.2 Detailed Design Procedure

Place a switch in series with the input of the op amp. Because the op amp input impedance is very large, a switch on  $r_{on(1)}$  is irrelevant.

## Typical Application (continued)

### 9.2.3 Application Curve




Figure 27. Power-Supply Current vs Temperature ( $V_+ = 5$  V)

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- $\mu$ F bypass capacitor is recommended. If there are multiple pins labeled  $V_{CC}$ , then a 0.01- $\mu$ F or 0.022- $\mu$ F capacitor is recommended for each  $V_{CC}$  because the  $V_{CC}$  pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example  $V_{CC}$  and  $V_{DD}$ , a 0.1- $\mu$ F bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

## 11 Layout

### 11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self-inductance of the trace — resulting in the reflection. It is given that not all PCB traces can be straight, and so they will have to turn corners. Figure 28 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

### 11.2 Layout Example




Figure 28. Trace Example

## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 器件命名规则

表 2. 参数说明

符号	说明
$V_{COM}$	COM 处的电压
$V_{NC}$	NC 处的电压
$r_{on}$	通道导通时 COM 和 NC 端口之间的电阻
$r_{peak}$	额定电压范围的通态电阻峰值
$r_{on\Delta}$	特定器件中通道间 $r_{on}$ 的差值
$r_{on(flat)}$	额定条件范围内, 同一通道内 $r_{on}$ 最大值与最小值之间的差值
$I_{NC(OFF)}$	相应通道 (NC 到 COM) 处于关断状态时, 在 NC 端口测得的泄漏电流 (在最坏输入和输出条件下)
$I_{NC(PWROFF)}$	在电源关闭状态下, $V_+ = 0$ 时, 在 NC 端口测量的泄漏电流
$I_{COM(OFF)}$	相应通道 (COM 到 NC) 处于关断状态时, 在 COM 端口测得的泄漏电流 (在最坏输入和输出条件下)
$I_{COM(PWROFF)}$	在电源关断状态下, $V_+ = 0$ 时, 在 COM 端口测量的泄漏电流
$I_{NC(ON)}$	相应通道 (NC 到 COM) 处于导通状态且输出 (COM) 处于开路状态时, 在 NC 端口测得的泄漏电流
$I_{COM(ON)}$	相应通道 (COM 到 NC) 处于导通状态且输出 (NC) 处于开路状态时, 在 COM 端口测得的泄漏电流
$V_{IH}$	控制输入 (IN) 逻辑高电平的最小输入电压
$V_{IL}$	控制输入 (IN) 逻辑低电平的最大输入电压
$V_I$	控制输入 (IN) 处的电压
$I_{IH}, I_{IL}$	控制输入 (IN) 处测量的泄漏电流
$t_{ON}$	开关导通时间。此参数是在特定条件范围内, 开关导通时, 通过数字控制 (IN) 信号和模拟输出 (COM 或 NC) 信号之间的传播延迟测得的。
$t_{OFF}$	开关关断时间。此参数是在特定条件范围内, 开关关断时, 通过数字控制 (IN) 信号和模拟输出 (COM 或 NC) 信号之间的传播延迟测得的。
$Q_C$	电荷注入是测量从控制 (IN) 输入到模拟 (NC 或 COM) 输出产生的不需要的信号耦合的方法。电荷注入以库仑为单位, 可通过测量开关控制输入产生的总感应电荷得出该值。电荷注入, $Q_C = C_L \times \Delta V_{COM}$ , $C_L$ 是负载电容, $\Delta V_{COM}$ 是模拟输出电压的变化。
$C_{NC(OFF)}$	相应通道 (NC 到 COM) 关断时 NC 端口的电容
$C_{COM(OFF)}$	相应通道 (COM 到 NC) 关闭时 COM 端口的电容
$C_{NC(ON)}$	相应通道 (NC 到 COM) 导通时 NC 端口的电容
$C_{COM(ON)}$	相应通道 (COM 到 NC) 导通时 COM 端口的电容
$C_I$	控制输入 (IN) 电容
$O_{ISO}$	开关关断隔离用于衡量关断状态开关阻抗的大小。关断隔离以 dB 为单位, 当相应通道 (NC 到 COM) 处于关断状态时, 在额定频率下测量得出。
$X_{TALK}$	串扰是测量从导通通道到相邻导通通道 (NC1 到 NC2) 产生的不必要的信号耦合的方法。串扰在额定频率下测量得出且以 dB 为单位。
$BW$	开关带宽。这是导通通道增益低于直流增益 -3dB 时的频率。
$THD$	总谐波失真用于描述由模拟开关导致的信号失真。其定义为二次、三次和更高次谐波与基波绝对幅度之比的均方根 (RMS) 值。
$I_+$	静态电源电流, 以及 $V_+$ 或 GND 的控制 (IN) 引脚

## 12.2 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

## 12.6 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、缩写和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS5A23167DCUR	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(JAPQ, JAPR)
TS5A23167DCUR.B	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JAPQ, JAPR)
TS5A23167DCURG4	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR
TS5A23167DCURG4.B	Active	Production	VSSOP (DCU)   8	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	JAPR
TS5A23167YZPR	Active	Production	DSBGA (YZP)   8	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J8N
TS5A23167YZPR.B	Active	Production	DSBGA (YZP)   8	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	J8N

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A23167DCUR	VSSOP	DCU	8	3000	178.0	9.5	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A23167YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A23167DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A23167YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0


# PACKAGE OUTLINE

**DCU0008A**



**VSSOP - 0.9 mm max height**

SMALL OUTLINE PACKAGE



4225266/A 09/2014

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-187 variation CA.

# EXAMPLE BOARD LAYOUT


DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 25X



4225266/A 09/2014

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DCU0008A

VSSOP - 0.9 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 25X


4225266/A 09/2014

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.


# PACKAGE OUTLINE

**YZP0008**



**DSBGA - 0.5 mm max height**

DIE SIZE BALL GRID ARRAY



4223082/A 07/2016

**NOTES:**


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4223082/A 07/2016

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.  
For more information, see Texas Instruments literature number SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YZP0008

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:40X

4223082/A 07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司