

TS3DV642 具有 1.8V 兼容控制和断电模式的 12 通道 1:2 多路复用器/多路解复用器

1 特性

- 开关类型: 2:1 or 1:2
- 动态特性
 - 差分带宽 (-3dB)
 - 端口 A: 典型值 6.9GHz
 - 端口 B: 典型值 7.5GHz
 - 串扰 (1.7GHz 时): -40dB
 - 隔离 (1.7GHz 时): -23dB
 - 拆入损耗 (DC)
 - 端口 A: -0.75dB
 - 端口 B: -1.0dB
 - 回波损耗 (1.7GHz 时): -15.9dB
 - 对内 (位-位) 偏移
 - 端口 A: 2ps
 - 端口 B: 6ps
 - R_{ON}
 - 端口 A: 6.5Ω
 - 端口 B: 8.2Ω
 - 1GHz 时的 C_{ON} : 0.5pF (典型值)
- V_{CC} 范围: 2.6V 至 4.5V
- I/O 电压范围: 0V 至 5V
- 特殊 特性
 - $I_{关闭}$ 防止断电状态 ($V_{CC} = 0V$) 下的电流泄漏
- 静电放电 (ESD) 性能
 - 2kV 人体放电模式 (A114B, II 类)
 - 1kV 组件充电模式 (C101)
- 42 引脚超薄型四方扁平无引线 (WQFN) 封装 (9mm x 3.5mm, 0.5mm 间距)

2 应用

- 支持高达 60Hz 4k2k 的 HDMI 2.0
- DVI 1.0 信号开关
- DisplayPort 1.4 信号开关
- 通用最小化传输差分信号 (TMDS) 信号开关
- 通用低压差分信号 (LVDS) 信号开关
- 通用高速信号开关

3 说明

TS3DV642 是一款 12 通道 1:2 或 2:1 双向多路复用器/多路解复用器。TS3DV642 可由 2.6V 至 4.5V 的电源供电, 适用于电池供电。应用。该器件的导通电阻 (R_{ON}) 较低并且 I/O 电容较小, 能够实现典型值高达 7.5GHz 的带宽。该器件可为 HDMI 和 DisplayPort 应用提供所需的高带宽。


TS3DV642 具有断电模式, 该模式下所有通道均具有高阻抗 (Hi-Z), 并且功耗极低。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TS3DV642	WQFN (42)	9.00mm x 3.50mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

简化原理图



目录

1	特性	1	8.2	Functional Block Diagram	14
2	应用	1	8.3	Feature Description	14
3	说明	1	8.4	Device Functional Modes	15
4	修订历史记录	2	9	Application and Implementation	17
5	Pin Configuration and Functions	4	9.1	Application Information	17
6	Specifications	6	9.2	Typical Application	17
6.1	Absolute Maximum Ratings	6	10	Power Supply Recommendations	22
6.2	ESD Ratings	6	11	Layout	23
6.3	Recommended Operating Conditions	6	11.1	Layout Guidelines	23
6.4	Thermal Information	6	11.2	Layout Example	24
6.5	Electrical Characteristics	7	12	器件和文档支持	25
6.6	Dynamic Characteristics	8	12.1	接收文档更新通知	25
6.7	Switching Characteristics	8	12.2	社区资源	25
6.8	Typical Characteristics	9	12.3	商标	25
7	Parameter Measurement Information	12	12.4	静电放电警告	25
8	Detailed Description	14	12.5	术语表	25
8.1	Overview	14	13	机械、封装和可订购信息	25

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision E (June 2017) to Revision F	Page
• Changed Figure 27 , removed capacitors	21

Changes from Revision D (December 2015) to Revision E	Page
• 更改了应用 内容，由“DisplayPort 1.2a 信号开关”更改为“DisplayPort 1.4 信号开关”	1
• Added Test Condition of 4.05 GHZ at –35 dB to Xtalk in the <i>Dynamic Characteristics</i> table	8
• Added Test Condition of 4.05 GHZ at –25 dB to OISO in the <i>Dynamic Characteristics</i> table	8

Changes from Revision C (November 2014) to Revision D	Page
• Changed the storage temperature to the <i>Absolute Maximum Ratings</i> table	6


Changes from Revision B (August 2013) to Revision C	Page
• 已添加 处理额定值表，特性 描述 部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分。	1
• Deleted row from ABS MAX table: Package thermal impedance	6
• Added the Handling Ratings table, deleted the T _{stg} row Absolute Maximum ratings table and added to Handling Ratings table.	6

Changes from Revision A (July 2013) to Revision B
Page

• 已更改 应用 内容，由“HDMI 1.4/DVI 1.0 信号开关”更改为“支持高达 30Hz 4k2k 的 HDMI 1.4b”	1
• 已添加 应用： DVI 1.0 信号开关.....	1
• 已更改 应用内容，由“DisplayPort 1.2 信号开关”更改为“DisplayPort 1.2a 信号开关”	1
• Added Eye Pattern and Time Interval Error Histogram graphics, Figure 10 to Figure 13	10

5 Pin Configuration and Functions

RUA Package
42 Pin WQFN With Exposed Thermal Pad
Top View



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
VCC	1	Power	Supply Voltage
SEL1	16	I	Select Input 1
SEL2	17	I	Select Input 2
EN	2	I	Output Enable
D0+A	38	I/O	Port A, Channel 0, +ve signal
D0-A	37	I/O	Port A, Channel 0, -ve signal
D1+A	36	I/O	Port A, Channel 1, +ve signal
D1-A	35	I/O	Port A, Channel 1, -ve signal
D2+A	34	I/O	Port A, Channel 2, +ve signal
D2-A	33	I/O	Port A, Channel 2, -ve signal
D3+A	32	I/O	Port A, Channel 3, +ve signal
D3-A	31	I/O	Port A, Channel 3, -ve signal
SCL_A	42	I/O	Port A, DDC Clock
SDA_A	41	I/O	Port A, DDC Data

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
HPD_A	19	I/O	Port A, Hot Plug Detects
CEC_A	18	I/O	Port A, Consumer Electronics Control
D0+B	29	I/O	Port B, Channel 0, +ve signal
D0–B	28	I/O	Port B, Channel 0, –ve signal
D1+B	27	I/O	Port B, Channel 1, +ve signal
D1–B	26	I/O	Port B, Channel 1, –ve signal
D2+B	25	I/O	Port B, Channel 2, +ve signal
D2–B	24	I/O	Port B, Channel 2, –ve signal
D3+B	23	I/O	Port B, Channel 3, +ve signal
D3–B	22	I/O	Port B, Channel 3, –ve signal
SCL_B	40	I/O	Port B, DDC Clock
SDA_B	39	I/O	Port B, DDC Data
HPD_B	21	I/O	Port B, Hot Plug Detects
CEC_B	20	I/O	Port B, Consumer Electronics Control
D0+	5	I/O	Common Port, Channel 0, +ve signal
D0–	6	I/O	Common Port, Channel 0, –ve signal
D1+	7	I/O	Common Port, Channel 1, +ve signal
D1–	8	I/O	Common Port, Channel 1, –ve signal
D2+	10	I/O	Common Port, Channel 2, +ve signal
D2–	11	I/O	Common Port, Channel 2, –ve signal
D3+	12	I/O	Common Port, Channel 3, +ve signal
D3–	13	I/O	Common Port, Channel 3, –ve signal
SCL	3	I/O	Common Port, DDC Clock
SDA	4	I/O	Common Port, DDC Data
HPD	14	I/O	Common Port, Hot Plug Detects
CEC	15	I/O	Common Port, Consumer Electronics Control
NC	9, 30	NC	No Connect
GND	PowerPad	GND	Ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		–0.5	5.5	V
V _{I/O}	Analog voltage range ⁽²⁾⁽³⁾⁽⁴⁾	All I/O	–0.5	5.5	V
V _{IN}	Digital input voltage range ⁽²⁾⁽³⁾	SEL1, SEL2, EN	–0.5	5.5	V
I _{I/O}	Analog port diode current	V _{I/O} < 0		–50	mA
I _{IK}	Digital input clamp current	V _{IN} < 0		–50	mA
I _{I/O}	On-state switch current ⁽⁵⁾		–128	128	mA
T _{stg}	Storage temperature range		–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) V_I and V_O are used to denote specific conditions for V_{I/O}.

(5) I_I and I_O are used to denote specific conditions for I_{I/O}.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, ⁽¹⁾	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, ⁽²⁾	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.6	4.5	V
V _{I/O}	Input/Output voltage	0	5.5	V
T _A	Operating free-air temperature	–40	85	°C

(1) All unused control inputs of the device must be held at VDD or GND to ensure proper device operation. Refer to the *TI application report, Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3DV642	UNIT
		RUA	
		42 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	31.5	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	16.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	5.5	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	5.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
PORT A							
R _{ON}	ON-state resistance	D0 to D3	V _{CC} = 3 V, 1.5 V ≤ V _{I/O} ≤ V _{CC} , I _{I/O} = −40 mA	6.5	9.5	Ω	
		SCL, SDA, HPD, CEC					
R _{ON(flat)} ⁽³⁾	ON-state resistance flatness	All I/O	V _{CC} = 3 V, V _{I/O} = 1.5 V and V _{CC} , I _{I/O} = −40 mA	1.5		Ω	
ΔR _{ON} ⁽⁴⁾	On-state resistance match between high-speed channels	D0 to D3	V _{CC} = 3 V, 1.5 V ≤ V _{I/O} ≤ V _{CC} , I _{I/O} = −40 mA	0.4	1	Ω	
I _{OFF}	Leakage under power off	All outputs	V _{CC} = 0 V, V _{I/O} = 0 to 3.6 V, V _{IN} = 0 V to 5.5 V		±10	μA	
PORT B							
R _{ON}	ON-state resistance	D0 to D3	V _{CC} = 3 V, 1.5 V ≤ V _{I/O} ≤ V _{CC} , I _{I/O} = −40 mA	8.2	10.5	Ω	
		SCL, SDA, HPD, CEC					
R _{ON(flat)} ⁽³⁾	ON-state resistance flatness	All I/O	V _{CC} = 3 V, V _{I/O} = 1.5 V and V _{CC} , I _{I/O} = −40 mA	1.5		Ω	
ΔR _{ON} ⁽⁴⁾	On-state resistance match between high-speed channels	D0 to D3	V _{CC} = 3 V, 1.5 V ≤ V _{I/O} ≤ V _{CC} , I _{I/O} = −40 mA	0.4	1	Ω	
I _{OFF}	Leakage under power off	All outputs	V _{CC} = 0 V, V _{I/O} = 0 V to 3.6 V, V _{IN} = V to 5.5 V		±10	μA	
DIGITAL INPUTS (SEL1, SEL2, EN)							
V _{IH}	High-level control input voltage	SEL1, SEL2, EN		1.4		V	
V _{IL}	Low-level control input voltage	SEL1, SEL2, EN			0.5	V	
I _{IH}	Digital input high leakage current	SEL1, SEL2, EN	V _{CC} = 3.6 V , V _{IN} = V _{DD}		±10	μA	
I _{IL}	Digital input low leakage current	SEL1, SEL2, EN	V _{CC} = 3.6 V, V _{IN} = GND		±10	μA	
SUPPLY							
I _{CC}	VCC supply current		V _{CC} = 3.6 V, I _{I/O} = 0, Normal Operation Mode, EN = H	50		μA	
I _{CC, PD}	VCC supply current in power-down mode		V _{CC} = 3.6 V, I _{I/O} = 0, EN = L	6		μA	

- (1) V_I, V_O, I_I, and I_O refer to I/O pins, V_{IN} refers to the control inputs.
- (2) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.
- (3) R_{ON(FLAT)} is the difference of R_{ON} in a given channel at specified voltages.
- (4) ΔR_{ON} is the difference of R_{ON} from center port to any other ports.

6.6 Dynamic Characteristics

Over recommended operation free-air temperature range, $V_{CC} = 3.3V \pm 0.3V$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
C_{IN}	Digital input capacitance	$f = 1 \text{ MHz}$, $V_{IN} = 0 \text{ V}$		6		pF
C_{off}	Switch OFF capacitance	$f = 1 \text{ GHz}$, $V_{I/O} = 0 \text{ V}$, Output is open, Switch is OFF		0.3		pF
C_{on}	Switch ON capacitance	$f = 1 \text{ GHz}$, $V_{I/O} = 0 \text{ V}$, Output is open, Switch is ON		0.5		pF
Xtalk	Differential Crosstalk	$R_L = 50 \Omega$ at 1.7 GHz (See Figure 17)		–40		dB
		$R_L = 50 \Omega$ at 2.7 GHz (See Figure 17)		–40		
		$R_L = 50 \Omega$ at 4.05 GHz (See Figure 17)		–35		
OISO	Differential Off Isolation	$R_L = 50 \Omega$ at 1.7 GHz (See Figure 18)		–23		dB
		$R_L = 50 \Omega$ at 2.7 GHz (See Figure 18)		–28		
		$R_L = 50 \Omega$ at 4.05 GHz (See Figure 18)		–25		
IL	Insertion Loss	Port A at DC		–0.75		dB
		Port B at DC		–1		
BW	Differential Bandwidth (–3 dB)	Port A	$R_L = 50 \Omega$, All channels (See Figure 19)	6.9		GHz
		Port B	$R_L = 50 \Omega$, All channels (See Figure 19)	7.5		

(1) All Typical Values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

6.7 Switching Characteristics

over recommended operation free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{ON} ⁽²⁾	Switch turn-on time	All I/O	See Figure 14			100	μs
t_{SWITCH} ⁽³⁾	Switching time between channels	All I/O	See Figure 15		20		μs
t_{pd}	Propagation Delay	Port A	D0 to D3		30		ps
			SCL, SDA, HPD, CEC		30		
		Port B	D0 to D3		40		
			SCL, SDA, HPD, CEC		30		
t_{SKEW}	Inter-pair Skew	Port A	D0 to D3	Between +ve and –ve signals of each Channel	2		ps
		Port B			2		
	Intra-pair Skew	Port A	D0 to D3	Between Channel 0, 1, 2, or 3	2		
		Port B			6		

(1) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

(2) t_{ON} is the time it takes the output to recover after enabling switches

(3) t_{SWITCH} is the time it takes for the output to recover after the state is changed

6.8 Typical Characteristics




Figure 1. Differential S21 vs Frequency for Port A




Figure 2. Differential S21 vs Frequency for Port B




Figure 3. XTALK Port A




Figure 4. XTALK Port B




Figure 5. Off-State Isolation (OISO) for Port A








Figure 6. Off-State Isolation (OISO) for Port B

Typical Characteristics (continued)






Figure 11. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps, No Device Through Path




Figure 12. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port B, With Device





Figure 13. Eye Pattern and Time Interval Error Histogram: 3.4 Gbps Port B, No Device

7 Parameter Measurement Information



RL	CL	VCOM
50 Ω	4 pF	VCC

*CL includes probe, cable, and board capacitance





Figure 14. Switch Turn-On Time (t_{ON})



RL	CL	VCOM
50 Ω	4 pF	Vcc

*CL includes probe, cable, and board capacitance






Figure 15. Switching Time Between Channels (t_{SWITCH})



$$t_{pd} = (t_{PLH} + t_{PLH}) / 2$$

Figure 16. Propagation Delay (t_{pd})

Parameter Measurement Information (continued)




Channel ON

SEL = H or L
 $R_S = R_T = 50\Omega$

$V_S = -10\text{dBm}$ (200mV at 50Ω Load)
 $V_{\text{DC_BIAS}} = 1\text{ V}$

Figure 17. Crosstalk (Xtalk)




Channel OFF

SEL = H or L
 $R_S = R_T = 50\Omega$

$V_S = -10\text{dBm}$ (200mV at 50Ω Load)
 $V_{\text{DC_BIAS}} = 1\text{ V}$

Figure 18. Differential Off-Isolation (OISO)



Channel ON

SEL = H or L
 $R_S = R_T = 50\Omega$

$V_S = -10\text{dBm}$ (200mV at 50Ω Load)
 $V_{\text{DC_BIAS}} = 1\text{ V}$


Figure 19. Differential Bandwidth (BW)

8 Detailed Description

8.1 Overview

TS3DV642 is a 12-channel 1:2 or 2:1 bidirectional multiplexer/demultiplexer. The TS3DV642 operates from a 2.6 to 4.5 V supply, making it suitable for battery-powered applications. It offers low and flat on-state resistance as well as low I/O capacitance which allows it to achieve a typical bandwidth of up to 7.5 GHz. The device provides the high bandwidth necessary for HDMI and DisplayPort applications.

8.2 Functional Block Diagram



8.3 Feature Description

The TS3DV642 is based on proprietary TI technology which uses FET switches driven by a high-voltage generated from an integrated charge-pump to achieve a low on-state resistance. TS3DV642 has 12-channel bidirectional switches with a high bandwidth (~ 7.5 GHz). TS3DV642 uses an extremely low power technology and uses only 50 μA I_{CC} in active mode. The device has integrated ESD that can support up to 2-kV Human-Body Model (HBM) and 1-kV Charge Device Model (CDM). TS3DV642 is offered in a 42-pin QFN package (9 mm x 3.5 mm) with 0.5 mm pitch. The device can support analog I/O signal in 0 to 5 V range. TS3DV642 also has a special feature that prevents the device from back-powering when the V_{CC} supply is not available and an analog signal is applied on the I/O pin. In this situation this special feature prevents leakage current in the device. The TS3DV642 is not designed for passing signals with negative swings; the high-speed signals need to be properly DC biased (usually ~1 V) before being passed to the TS3DV642. The differential S21 characteristics as a function of frequency for Port A and Port B are shown in [Figure 1](#) and [Figure 2](#), respectively. The figures show a differential bandwidth of 6.7 GHz and 7.7 GHz for Port A and Port B, respectively. The cross-talk (XTALK) characteristics as a function of frequency are shown in [Figure 3](#) and [Figure 4](#), respectively. The off-state isolation (OISO) characteristics for Port A and Port B are shown in [Figure 5](#) and [Figure 6](#), respectively. The return loss

Feature Description (continued)

characteristics (S11) are shown in Figure 7. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps (for HDMI 1.4 applications) with TS3DV642 in path for Port A is shown in Figure 10. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps through path (no TS3DV642) for Port A is shown in Figure 11. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps (for HDMI 1.4 applications) with TS3DV642 in path for Port B is shown in Figure 12. The eye pattern and Time Interval Error (TIE) histogram at 3.4 Gbps through path (no TS3DV642) for Port A is shown in Figure 13. The eye pattern at 6.0 Gbps (for HDMI 2.0 applications) with TS3DV642 in path for Port A is shown in Figure 8. The eye pattern at 6.0 Gbps (for HDMI 2.0 applications) through path (no TS3DV642) for Port A is shown in Figure 9. Note that the eye patterns are measured with only one channel on at a time.

8.4 Device Functional Modes




Figure 20. Logic Diagram

Device Functional Modes (continued)

[Table 1](#) lists the device functions for the TS3DV642 device.

Table 1. Functional Table

EN	SEL1	SEL2	FUNCTION
L	X	X	Switch disabled. All channels are Hi-Z.
H	L	L	Channel D0+/D0– to D0+A/D0–A is ON. All the other channels (D1+/D1–, D2+/D2–, D3+/D3–, SCL, SDA, HPD, CEC) are Hi-Z.
H	L	H	Channel D0+/D0– to D0+B/D0–B is ON. All the other channels (D1+/D1–, D2+/D2–, D3+/D3–, SCL, SDA, HPD, CEC) are Hi-Z.
H	H	L	All A channels are enabled. All B channels are Hi-Z.
H	H	H	All B channels are enabled. All A channels are Hi-Z.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

TS3DV642 can be used for two typical DisplayPort applications. Figure 21 describes a DisplayPort (DP) application where TS3DV642 is used to switch between two different graphic & memory controllers on a single DP connector. Figure 24 shows a docking application where TS3DV642 is used to switch signals from a single graphic and memory controller to a display port and docking station connector. Note that the TS3DV642 is not designed for passing signals with negative swings; the high-speed signals need to be properly DC biased (usually ~1 V from the graphic controller side) before being passed to the TS3DV642.

9.2 Typical Application

9.2.1 Display Port (DP) Application

Display port (DP) application with TS3DV642 used to switch between two different graphic & memory controllers on a single DP connector




Figure 21. Display Port Schematic

Typical Application (continued)

9.2.1.1 Design Requirements

Table 2. Design parameters for Display Port application

Design parameter	Example value
V _{CC}	2.6 V to 4.5 V
VCC decoupling capacitor	0.1 μ F
MainLink (ML) and AUX coupling capacitor	75 nF to 200 nF
AUX Pull-up / Pull-down resistors	10 k Ω to 100 k Ω
Pull-up / Pull-down resistors for SEL1 / SEL2 pins	10 k Ω

9.2.1.2 Detailed Design Procedure

The TS3DV642 is designed to operate with 2.6 V – 4.5 V power supply. The wide power supply range allows flexibility for battery powered applications. If a higher power supply is used in the system, a voltage regulator can be used to bring down the voltage to 2.6 V – 4.5 V range. Decoupling capacitors may be used to reduce noise and improve power supply integrity. AC coupling capacitors in 75 nF – 200 nF range must be placed on the MainLink (ML) and AUX lanes. In this particular application the AC coupling capacitors are shown on the connector side. The AC coupling capacitors may also be placed on the signal path on controller side. The AUX+ line must be pulled-down weakly through a resistor to ground and the AUX– line must be pulled-up weakly through a resistor to VCC.

9.2.1.3 Application Curves




Figure 22. Eye Pattern: 6.0 Gbps Port A, D1+ to D1+A, D1- to D1-A (Only One Channel Measured at a Time)




Figure 23. Eye Pattern: 6.0 Gbps, No Device Through Path (Only One Channel Measured at a Time)

9.2.2 Docking Application

Docking Application with TS3DV642 used to switch signals from a single graphic and memory controller to a display port and docking station connector.




Figure 24. Docking Application Schematic

9.2.2.1 Design Requirements

Table 3. Design parameters for docking application

Design parameter	Example value
V _{CC}	2.6 V to 4.5 V
V _{CC} decoupling capacitor	0.1 µF
MainLink (ML) and AUX coupling capacitor	75 nF to 200 nF
AUX Pull-up / Pull-down resistors	10 kΩ to 100 kΩ
Pull-up / Pull-down resistors for SEL1 / SEL2 pins	10 kΩ

9.2.2.2 Detailed Design Procedure

The TS3DV642 is designed to operate with 2.6 V – 4.5 V power supply. The wide power supply range allows flexibility for battery powered applications. If a higher power supply is used in the system, a voltage regulator can be used to bring down the voltage to 2.6 V – 4.5 V range. Decoupling capacitors may be used to reduce noise and improve power supply integrity. AC coupling capacitors in 75 nF – 200 nF range must be placed on the MainLink (ML) and AUX lanes. In this particular application the AC coupling capacitors are shown on the connector side. The AC coupling capacitors may also be placed on the signal path on controller side. The AUX+ line must be pulled-down weakly through a resistor to ground and the AUX– line must be pulled-up weakly through a resistor to VCC.

9.2.2.3 Application Curves




Figure 25. Eye Pattern: 6.0 Gbps Port A, D1+ to D1+A, D1- to D1-A (Only One Channel Measured at a Time)




Figure 26. Eye Pattern: 6.0 Gbps, No Device Through Path (Only One Channel Measured at a Time)

9.2.3 HDMI Application

HDMI Application with TS3DV642 used to switch signals from a single graphic and memory controller to a two HDMI connectors.




Figure 27. HDMI Application Schematic

9.2.3.1 Design Requirements

Table 4. Design Parameters for HDMI Application

Design parameter	Example value
V _{CC}	2.6 V to 4.5 V
VCC decoupling capacitor	0.1 µF
DDC Pull-up resistors	2 kΩ to 5 V
Pull-up / Pull-down resistors for SEL1 / SEL2 pins	10 kΩ
HPD Pull-down resistor	100 kΩ

9.2.3.2 Detailed Design Procedure

The TS3DV642 is designed to operate with 2.6 V – 4.5 V power supply. The wide power supply range allows flexibility for battery powered applications. If a higher power supply is used in the system, a voltage regulator can be used to bring down the voltage to 2.6 V – 4.5 V range. Decoupling capacitors may be used to reduce noise and improve power supply integrity. Pull-up resistors to 5 V must be placed on the source side DDC clock and data lines according to the HDMI standard. A weak pull-down resistor must be placed on the source side HPD line.

9.2.3.3 Application Curves




Figure 28. Eye Pattern: 6 Gbps Port A, D1+ to D1+A, D1- to D1-A (Only One Channel Measured at a Time)




Figure 29. Eye Pattern: 6 Gbps, No Device Through Path (Only One Channel Measured at a Time)

10 Power Supply Recommendations

V_{CC} should be in the range of 2.6 V to 4.5 V. Voltage levels above those listed in the Absolute Ratings table should not be used. Decoupling capacitors may be used to reduce noise and improve power supply integrity. There are no power sequence requirements for the TS3DV642.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, the following commonly used printed-circuit board layout guidelines are recommended:

- Decoupling capacitors should be used between power supply pin and ground pin to ensure low impedance to reduce noise. To achieve a low impedance over a wide frequency range use capacitors with a high self-resonance frequency.
- ESD and EMI protection devices (if used) should be placed as close as possible to the connector.
- Short trace lengths should be used to avoid excessive loading.
- To minimize the effects of crosstalk on adjacent traces, keep the traces at least two times the trace width apart.
- Separate high-speed signals from low-speed signals and digital from analog signals.
- Avoid right-angle bends in a trace and try to route them at least with two 45° corners.
- The high-speed differential signal traces should be routed parallel to each other as much as possible. The traces are recommended to be symmetrical.
- A solid ground plane should be placed next to the high-speed signal layer. This also provides an excellent low-inductance path for the return current flow.

11.2 Layout Example

TS3DV642 application with a single controller interfacing with two HDMI connectors.




Figure 30. Layout Example

12 器件和文档支持

12.1 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.5 术语表

SLYZ022 — [TI 术语表](#)。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TS3DV642A0RUAR	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	SD642A0
TS3DV642A0RUAR.A	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	SD642A0
TS3DV642A0RUARG4	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	SD642A0
TS3DV642A0RUARG4.A	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	SD642A0

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS3DV642 :

- Automotive : [TS3DV642-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV642A0RUAR	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1
TS3DV642A0RUARG4	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV642A0RUAR	WQFN	RUA	42	3000	367.0	367.0	38.0
TS3DV642A0RUARG4	WQFN	RUA	42	3000	367.0	367.0	38.0

GENERIC PACKAGE VIEW


RUA 42



WQFN - 0.8 mm max height

9 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4219139/A 03/2020


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



4219139/A 03/2020


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RUA0042A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 12X

EXPOSED PAD 43
69% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219139/A 03/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司