











TPSM84824

ZHCSH73B - NOVEMBER 2017 - REVISED APRIL 2018

TPSM84824 4.5V 至 17V 输入、0.6V 至 10V 输出、8A 电源模块

1 特性

- 集成电感器电源解决方案
- 7.5mm x 7.5mm x 5.3mm QFM 封装
 - 所有引脚均分布在封装外围
- 输入电压范围: 4.5V 至 17V
- 宽输出电压范围: 0.6V 至 10V
- 效率高达 96%
- 可调节固定开关频率 (200kHz 至 1.6MHz)
- 支持与外部时钟同步
- 超快速负载阶跃响应 (TurboTrans™)
- 电源正常输出
- 符合 EN55011 B 类辐射 EMI 限制
- 工作环境温度范围: -40°C 至 +105°C
- 工作 IC 结温范围: -40°C 至 +150°C
- 使用 TPSM84824 并借助 WEBENCH® Power Designer 创建定制设计方案

2 应用

- 电信和无线基础设施
- 工业自动化测试设备
- 企业交换和存储 应用
- 高密度分布式电源系统

3 说明

TPSM84824 电源模块是一款易于使用的集成式电源,它在一个小型 QFM 封装内整合了一个带有功率 MOSFET 的 8A 直流/直流转换器、一个屏蔽式电感器 和多个无源器件。该电源解决方案仅使用了 6 个外部 组件,同时仍能够调整关键参数以满足特定的设计要求。通过使用 TurboTrans™功能可实现超快速瞬态响应。TurboTrans 允许对瞬态响应进行优化,以减少输出电压偏离,并降低所需的输出电容。


7.5mm × 7.5mm × 5.3mm、24 引脚 QFM 封装易于焊接到印刷电路板上,并且具有出色的功率耗散能力。 TPSM84824 极具灵活性且 拥有很多特性, 包括正常电源、可编程 UVLO、跟踪、预偏置启动以及过流和过热保护,从而使其成为向各种器件和系统供电的出色产品。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
TPSM84824	QFM (24)	7.50mm × 7.50mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。





瞬态响应



ΔĀ



目录

1	特性1		7.4 Device Functional Modes	20
2	应用 1	8	Application and Implementation	21
3			8.1 Application Information	
4	修订历史记录 2		8.2 Typical Application	21
5	Pin Configuration and Functions	9	Power Supply Recommendations	23
6	Specifications5	10	Layout	<mark>24</mark>
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	24
	6.2 ESD Ratings		10.2 Layout Examples	24
	6.3 Recommended Operating Conditions		10.3 EMI	25
	6.4 Thermal Information		10.4 Package Specifications	26
	6.5 Electrical Characteristics	11	器件和文档支持	<mark>27</mark>
	6.6 Switching Characteristics		11.1 器件支持	
	6.7 Typical Characteristics (V _{IN} = 12 V)		11.2 接收文档更新通知	<u>27</u>
	6.8 Typical Characteristics (V _{IN} = 5 V)		11.3 社区资源	27
7	Detailed Description		11.4 商标	27
•	7.1 Overview		11.5 静电放电警告	27
	7.2 Functional Block Diagram		11.6 Glossary	27
	7.3 Feature Description	12	机械、封装和可订购信息	

4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

CI	hanges from Revision A (February 2018) to Revision B	Page
•	已添加 inductor value to the block diagram	10
•	已更改 V _{out} Range vs Switching Frequency table	12
•	已添加 270 µF capacitor to the Allowable Polymer Capacitor table	15
•	已添加 <i>EMI</i> section	25

C	Changes from Original (November 2017) to Revision A	Pag
•	首次发布生产数据数据表	



5 Pin Configuration and Functions



Pin Functions

	PIN			
	I	TYPE(1)	DESCRIPTION	
NAME	NAME NO.			
AGND	3, 9, 23	G	Analog ground. Zero voltage reference for internal references and logic. These pins should be connected to one another externally using an analog ground plane on the PCB. Do not connect this pin to PGND; the connection is made internal to the device.	
DNC	4		Do Not Connect. Do not connect this pin to AGND, PGND, or to any other voltage. This pin is connected to internal circuitry.	
EN	10	1	able. Float or pull high to enable the device. Connect a resistor divider to this pin to implement justable undervoltage lockout and hysteresis.	
FB	2	I	Feedback input of the regulator. Connect the output voltage feedback resistor divider to this pin.	
PGND	12, 13, 14, 15, 18, 19, 20, 21	G	Power ground. This is the return current path for the power stage of the device. Connect these pins to the input source, the load, and to the bypass capacitors associated with VIN and VOUT using power ground planes on the PCB. Pads 12 and 21 should be connected to the ground planes using multiple vias for improved thermal performance.	
PGOOD	7	0	Power-Good flag. This open drain output asserts low if the output voltage is outside of the PGOOD thresholds, VIN is lower than its UVLO threshold, EN is low, device is in thermal shutdown or device is in soft-start. Use a $10\text{-k}\Omega$ to $100\text{-k}\Omega$ pullup resistor to logic rail or other DC voltage no higher than 6.5 V.	
RT/CLK	24	I	Switching frequency setting pin. In RT mode, an external timing resistor adjusts the switching frequency. In CLK mode, the device synchronizes to an external clock input to this pin.	
SS/TR	6	ı	Soft-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage soft-start ramp slower than its 1.25-ms default setting. A voltage applied to this pin allows for tracking and sequencing control.	



Pin Functions (continued)

F	PIN		PIN TYPE ⁽¹⁾		DESCRIPTION			
NAME NO.		ITPE\/	DESCRIPTION					
SW	16, 17	0	Switch node. Do not place any external components on these pins or tie them to a pin of another function.					
тт	5	I	TurboTrans pin. Internal loop compensation network. Connect the required TurboTrans resistor between this pin and AGND. See the <i>TurboTrans (TT)</i> section for the value of the resistor. Do not leave this pin floating.					
VIN	11, 22	I	Input voltage. Supplies voltage to the power switches of the converter and all of the internal circuitry. Connect these pins to the input source and connect external input capacitors between these pins and PGND, close to the device. These pins should be connected to internal VIN layers using multiple vias for improved thermal performance.					
VOUT	1, 8	0	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external output capacitors between these pins and PGND, close to the device. These pins should be connected to internal VOUT layers using multiple vias for improved thermal performance.					



6 Specifications

6.1 Absolute Maximum Ratings

Over operating ambient temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN	-0.3	19	V
Input voltage	EN, PGOOD, SS/TRK, RT/CLK, FB	-0.3	6.5	V
	AGND to PGND	-0.3	0.3	V
Output voltage	SW	-1	V _{IN} + 1	V
	SW (< 10-ns transients)	-3	V _{IN} + 3	V
	VOUT	-0.3	V _{IN}	V
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		500	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20 to 2000 Hz		10	G
Operating IC junction to	emperature, T _J ⁽²⁾	-40	150	°C
Operating ambient tem	perature, T _A ⁽²⁾	-40	105	°C
Storage temperature, T	- stq	-40	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage, V _{IN}	4.5 ⁽¹⁾	17	V
Output voltage, V _{OUT}	0.6	10	V
EN voltage, V _{EN}	0	5.5	V
PGOOD pullup voltage, V _{PGOOD}		5.5	V
PGOOD sink current, I _{PGOOD}		1	mA
RT/CLK voltage range, V _{CLK}	0	5.5	V
Output current, I _{OUT}	0	8	Α
Operating ambient temperature, T _A	-40	105	°C

⁽¹⁾ For output voltages 0.6 V to < 5.5 V, the recommended minimum V_{IN} is 4.5 V or (V_{OUT} + 1 V), whichever is greater. For output voltages 5.5 V to < 9 V, the recommended minimum V_{IN} is (V_{OUT} + 2 V). For output voltages 9 V to 10 V, the recommended minimum V_{IN} is (V_{OUT} + 3 V).

⁽²⁾ The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area(SOA) curves in the typical characteristics sections, ensures that the maximum junction temperature of any component inside the module is never exceeded.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPSM84824	
	THERMAL METRIC ⁽¹⁾	MOL (QFN)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	22	°C/W
ΨЈТ	Junction-to-top characterization parameter ⁽³⁾	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter (4)	13.6	°C/W

- 1) For more information about thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-ambient thermal resistance, R_{θJA}, applies to devices soldered directly to a 100 mm x 100 mm, 4-layer PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces R_{θJA}.
- (3) The junction-to-top board characterization parameter, ψ_{JT} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). $T_J = \psi_{JT} \times Pdis + T_T$; where Pdis is the power dissipated in the device and T_T is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T_J = ψ_{JB} × Pdis + T_B; where Pdis is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

6.5 Electrical Characteristics

Over -40°C to $+105^{\circ}\text{C}$ ambient temperature, $V_{\text{IN}} = 12 \text{ V}$, $V_{\text{OUT}} = 1.2 \text{ V}$, $I_{\text{OUT}} = I_{\text{OUT}} \text{max}$, $f_{\text{sw}} = 450 \text{ kHz}$ (unless otherwise noted); $C_{\text{IN1}} = 2 \times 10^{\circ}\mu\text{F}$, 25-V, 1210 ceramic; $C_{\text{IN2}} = 100^{\circ}\mu\text{F}$, 50-V, electrolytic; $C_{\text{OUT}} = 4 \times 47^{\circ}\mu\text{F}$, 10-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOI	TAGE (V _{IN})			<u> </u>		'	
V _{IN}	Input voltage	Over I _{OUT} ra	inge	4.5 ⁽¹⁾		17	V
10/10	Mdamadamadamadami	V _{IN} increasi	ng		4.1	4.3	V
INPUT VOLTA	V _{IN} undervoltage lockout	V _{IN} decreas	ing	3.7	3.9		V
I _{SHDN}	Shutdown supply current	V _{EN} = 0 V			3	11	μΑ
OUTPUT V	OLTAGE (V _{OUT})						
V _{OUT(ADJ)}	Output voltage adjust	Over I _{OUT} ra	inge	0.6		10	V
V _{OUT(Ripple)}	Output voltage ripple	20-MHz ban	dwidth		16		mV
FEEDBAC	Κ						
	Feedback voltage (2)	$T_{A} = 25^{\circ}C, I_{OUT} = 0 A$		0.596	0.6	0.604	V
V _{FB}		–40°C ≤ T _J :	≤ 125°C, I _{OUT} = 0 A	0.595	0.6	0.605	V
	Line regulation	Over V _{IN} rar	nge, T _A = 25°C, I _{OUT} = 0 A		0.1		mV
	Load regulation	Over I _{OUT} ra	inge, T _A = 25°C		0.8		mV
CURRENT	•						
	Output current	Natural conv	vection, T _A = 25°C	0		8	Α
OUT	Overcurrent threshold				11		Α
PERFORM	ANCE						
			V _{OUT} = 5 V, f _{SW} = 1.2 MHz		94%		
		.,	$V_{OUT} = 3.3 \text{ V}, f_{SW} = 1.0 \text{ MHz}$		93%		
η	Efficiency	$V_{IN} = 12 V,$ $I_{OUT} = 4 A$	$V_{OUT} = 1.8 \text{ V}, f_{SW} = 600 \text{ kHz}$		91%		
		1001 - 470	$V_{OUT} = 1.2 \text{ V}, f_{SW} = 450 \text{ kHz}$		87%		
			$V_{OUT} = 1 \text{ V}, f_{SW} = 400 \text{ kHz}$		86%		
	Transient response	$R_{TT} = 6.98 k$	load step, 2A/μs slew rate, Ω, μF ceramic + 220-μF polymer		36		mV
	voltage deviation		load step, 2A/μs slew rate, Ω, C _{OUT} = 400-μF ceramic		44		mV

⁽¹⁾ For output voltages 0.6 V to < 5.5 V, the recommended minimum V_{IN} is 4.5 V or (V_{OUT} + 1 V), whichever is greater. For output voltages 5.5 V to < 9 V, the recommended minimum V_{IN} is (V_{OUT} + 2 V). For output voltages 9 V to 10 V, the recommended minimum V_{IN} is (V_{OUT} + 3 V).

⁽²⁾ The overall output voltage tolerance will be affected by the tolerance of the external R_{FBT} and R_{FBB} resistors.



Electrical Characteristics (continued)

Over -40° C to $+105^{\circ}$ C ambient temperature, $V_{IN} = 12$ V, $V_{OUT} = 1.2$ V, $I_{OUT} = I_{OUT}$ max, $I_{Sw} = 450$ kHz (unless otherwise noted); $I_{IN1} = 2 \times 10^{-1}$ $I_{IN2} = 100^{-1}$ $I_{IN3} = 1000^{-1}$ $I_{IN3} = 1000^{-1}$ $I_{IN3} = 1000^{-1}$ $I_{IN3} = 10$

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
SOFT ST	ART		<u> </u>		
t _{SS}	Internal soft start time		1.2	5	ms
I _{SS}	Soft start charge current			5	μΑ
THERMA	L				
	The second observations	Shutdown temperature	17	0	°C
T _{SHDN}	Thermal shutdown	Hysteresis	1	5	°C
ENABLE	(EN)		<u> </u>		
V _{EN-H}	EN rising threshold		1.	2 1.26	V
V _{EN-HYS}	EN falling threshold		1.1 1.1	5	V
	EN sis sourcis a compant	V _{EN} = 1.1 V	1.	2	μΑ
POWER GO	EN pin sourcing current	V _{EN} = 1.3 V	3.	6	μΑ
POWER (GOOD (PGOOD)		<u> </u>		
		V _{OUT} rising (fault)	1089	6	
	DOOOD through alde	V _{OUT} falling (good)	1069	6	
V_{PGOOD}	PGOOD thresholds	V _{OUT} rising (good)	919	6	
		V _{OUT} falling (fault)	899	6	
	Minimum V _{IN} for valid PGOOD	V _{PGOOD} < 0.5 V, I _{PGOOD} = 2 mA	0.	7 1	V
	PGOOD low voltage	2-mA pullup, V _{EN} = 0 V		0.3	V
CAPACIT	ANCE		 -		
0	Established and acceptant	Ceramic type	20(3)		μF
C _{IN}	External input capacitance	Non-ceramic type	100(3)	μF
C _{OUT}	External output capacitance		min ⁽⁴⁾	1500 ⁽⁵⁾	μF

- (3) A minimum of 20-μF ceramic input capacitance is required for proper operation. An additional 100 μF of bulk capacitance is recommended for applications with transient load requirements. See the *Input Capacitor* section for further guidance.
- (4) The minimum amount of required output capacitance varies depending on the output voltage (see the *Standard Component Values Table*). A minimum amount of ceramic output capacitance is required. Locate the capacitance close to the device. Adding additional ceramic or non-ceramic capacitance close to the load improves the response of the regulator to load transients.
- (5) The maximum output capacitance can be made up of all ceramic type or a combination of ceramic and a single non-ceramic type. See the Low-ESR Output Capacitors Section for requirements of non-ceramic output capacitors.

6.6 Switching Characteristics

Over operating ambient temperature range (unless otherwise noted)


Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm, and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
SW					•				
ton_min	Minimum on-time				140	ns			
toff_min	Minimum off-time				100	ns			
FREQUENCY (RT) and SYNCHRONIZATION (EN/SYNC)									
	Default switching frequency	RT pin = 110 k Ω	400	450	500	kHz			
f _{SW}	Switching frequency range		200		1600	kHz			
V _{CLK-H}	Logic high input voltage		2			V			
V _{CLK-L}	Logic low input voltage				0.8	V			
T _{CLK-MIN}	Minimum CLK pulse width		35			ns			

TEXAS INSTRUMENTS

6.7 Typical Characteristics ($V_{IN} = 12 \text{ V}$)


 $T_A = 25$ °C, unless otherwise noted.





6.8 Typical Characteristics ($V_{IN} = 5 \text{ V}$)

 $T_A = 25$ °C, unless otherwise noted.





7 Detailed Description


7.1 Overview

The TPSM84824 is a full-featured 4.5-V to 17-V input, 8-A, synchronous step-down converter with PWM, MOSFETs, inductor, and control circuitry integrated into a low-profile package. The device integration enables small designs, while still leaving the ability to adjust key parameters to meet specific design requirements. The TPSM84824 provides an output voltage range of 0.6 V to 10 V. An external resistor divider is used to adjust the output voltage to the desired output. The switching frequency is also adjustable by using an external resistor or a synchronization clock to accommodate various input and output voltage conditions and to optimize efficiency.

The TPSM84824 includes the TurboTrans feature which optimizes the transient response of the converter while simultaneously reducing the quantity of external output capacitors required to meet a target voltage deviation specification.

The TPSM84824 has been designed for safe start-up into pre-biased loads. The default start up is when V_{IN} is typically 4.1 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the internal pullup current of the EN pin allows the device to operate with the EN pin floating. The EN pin can also be pulled low to put the device in standby mode to reduce input quiescent current. The device provides a power-good (PGOOD) signal to indicate when the output voltage is within regulation. Thermal shutdown and current limit features protect the device during an overload condition. A 24-pin QFM package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Adjusting the Output Voltage

$$R_{\text{FBB}} = \frac{6}{(V_{\text{OUT}} - 0.6)} \quad (k\Omega) \tag{1}$$




图 12. Setting the Output Voltage

表 1. Standard Component Values

	_ "_,	RECOMMENDED		Minimum Requ	ired C _{OUT} (μF) ⁽¹⁾⁽²⁾
V _{OUT} (V)	R _{FBB} (kΩ)	f _{SW} (kHz)	R _{RT} (kΩ)	CERAMIC	POLYMER ⁽³⁾
0.6	open	250	200	400	220
0.7	60.4	250	200	400	220
0.8	30.1	300	165	300	220
0.9	20.0	350	143	200	220
1.0	15.0	400	124	200	-
1.1	12.1	400	124	200	-
1.2	10.0	450	110	200	-
1.3	8.66	500	97.6	200	-
1.4	7.50	500	97.6	200	-
1.5	6.65	550	88.7	150	-
1.6	6.04	550	88.7	150	-
1.7	5.49	600	82.5	150	-
1.8	4.99	600	82.5	100	-
1.9	4.64	650	75.0	100	-
2.0	4.32	700	69.8	100	-
2.5	3.16	800	60.4	100	-
3.3	2.21	1000	48.7	47	-
5.0	1.37	1200	40.2	47	-
6.0	1.10	1200	40.2	47	-
7.5	0.866	1300	36.5	47	-
9.0	0.715	1300	36.5	22	-
10	0.634	1300	36.5	22	-

- (1) Additional capacitance above the minimum can be ceramic or polymer type.
- (2) Load transients with > 2 A/µs slew rates or load steps exceeding 4 A may require additional capacitance, see *TurboTrans*.
- 3) See Low-ESR Output Capacitors for details on polymer capacitors.



7.3.2 Switching Frequency (RT)

The switching frequency range of the TPSM84824 is 200 kHz to 1.6 MHz. The switching frequency can easily be set by connecting a resistor (R_{RT}) between the RT pin and AGND. Use 公式 2 to calculate the R_{RT} value for a desired frequency or simply select from 表 2.

The switching frequency must be selected based on the output voltage setting of the device and the operating input voltage. See 表 2 for the allowable output voltage range for a given switching frequency.

$$R_{RT} = 58650 \times f_{SW} (kHz)^{-1.028} (k\Omega)$$
 (2)

表 2. V_{OUT} Range vs Switching Frequency

	V _{IN} = 5 \	/ (±10%)	V _{IN} = 12	! V (±5%)	V _{IN} = 15 V (±5%)		
SWITCHING FREQUENCY	V _{OUT} RA	NGE (V)	V _{OUT} RA	NGE (V)	V _{OUT} RA	NGE (V)	
	min	max	min	max	min	max	
250 kHz	0.6	0.9	0.6	0.8	0.6	8.0	
300 kHz	0.6	0.9	0.6	0.9	0.7	0.9	
350 kHz	0.6	1.0	0.7	1.0	0.8	1.0	
400 kHz	0.6	1.2	0.7	1.2	0.9	1.2	
450 kHz	0.6	1.8	0.8	1.5	1.0	1.5	
500 kHz	0.6	2.0	0.9	1.8	1.1	1.8	
550 kHz	0.6	2.2	1.0	2.0	1.2	2.0	
600 kHz	0.6	2.5	1.1	2.5	1.4	2.3	
650 kHz	0.6	3.0	1.2	2.7	1.5	2.5	
700 kHz	0.6	3.5	1.3	3.0	1.6	2.8	
750 kHz	0.6	3.5	1.4	3.3	1.7	3.0	
800 kHz	0.7	3.5	1.5	3.6	1.8	3.3	
900 kHz	0.7	3.5	1.6	4.0	2.0	4.0	
1.0 MHz	0.9	3.5	1.8	6.0	2.2	4.8	
1.1 MHz	1	3.5	2.0	9.0	2.5	6.0	
1.2 MHz	1.1	3.5	2.2	9.0	2.7	8.0	
1.3 MHz	1.1	3.5	2.3	9.0	2.9	10	
1.4 MHz	1.2	3.5	2.4	9.0	3.1	10	
1.5 MHz	1.3	3.5	2.6	9.0	3.3	10	
1.6 MHz	1.4	3.5	2.8	9.0	3.5	10	

7.3.3 Synchronization (CLK)

The TPSM84824 switching frequency can also be synchronized to an external clock from 200 kHz to 1.6 MHz. Not all V_{IN} , V_{OUT} , and I_{OUT} conditions can be set to all of the frequencies in this range due to on-time or off-time limitations. See $\frac{1}{8}$ 2 for the allowable operating ranges.

An internal Phase Locked Loop (PLL) has been implemented to allow synchronization and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin (pin 24) with a duty cycle from 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2 V. The start of the switching cycle is synchronized to the falling edge of the RT/CLK pin.

Before the external clock is present the device operates in RT mode and the switching frequency is set by the RT resistor, R_{RT} . Select R_{RT} to set the frequency close to the external synchronization frequency. When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2 V), the device switches from the RT mode to the CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock.

During operation, if the external clock is removed, the internal clock frequency begins to drop. After 10 μ s without receiving a clock pulse, the device returns to RT mode. Output undershoot can occur while the switching frequency drops and returns to the frequency set by the RT resistor.



7.3.4 Output On/Off Enable (EN)

The EN pin provides electrical ON/OFF control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low operating current state. The EN pin has an internal pullup current source allowing the user to float the EN pin for enabling the device.

If an application requires controlling the EN pin, either drive it directly with a logic input or use an open drain/collector device to interface with the pin. Applying a low voltage to the enable control (EN) pin disables the output of the supply, shown in 图 13. When the EN pin voltage exceeds the threshold voltage, the supply executes a soft-start power-up sequence, as shown in 图 14.




图 13. Enable Turnoff

图 14. Enable Turnon

7.3.5 Input Capacitor Selection

The TPSM84824 requires a minimum input capacitance of 20 μ F of ceramic type. Use only high-quality ceramic type X5R or X7R capacitors with sufficient voltage rating. TI recommends an additional 100 μ F of non-ceramic capacitancefor applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage. To compensate the derating of ceramic capactors, a voltage rating of twice the maximum input voltage is recommended. At worst case, when operating at 50% duty cycle and maximum load, the combined ripple current rating of the input capacitors must be at least 4 A(rms). $\frac{1}{5}$ 3 includes a preferred list of capacitors by vendor.

表 3. Recommended Input Capacitors (耒	3.	Recom	mended	Input	Capacitors	(1
-------------------------------------	---	----	-------	--------	-------	------------	----

			CAPACITOR CHARACTERISTICS					
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE ⁽²⁾ (µF)	ESR ⁽³⁾ (mΩ)			
TDK	X7R	C3225X7R1E106K250AC	25	10	2			
Murata	X7R	GRM32DR71E106KA12L	25	10	2			
Panasonic	ZA	EEHZA1H101P	50	100	28			
Panasonic	FC	EEUFC1H101B	50	100	162			

- (1) Capacitor Supplier Verification, RoHS, Lead-free and Material Details

 Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.
- (2) Specified capacitance values.
- (3) Maximum ESR @ 100 kHz, 25°C.



7.3.6 Output Capacitor Selection

The minimum required output capacitance of the TPSM84824 is a function of the output voltage and is shown in 表 1. The required capacitance can be comprised of all ceramic capacitors or a combination of ceramic and low-ESR polymer type capacitors. When adding additional capacitors, low-ESR capacitors like the ones recommended in *Low-ESR Output Capacitors* are required. The required capacitance above the minimum is determined by actual transient deviation requirements. See *TurboTrans (TT)* for typical transient response values for several output voltage and capacitance combinations. See 表 4 for recommended output capacitors.

表 4. Recommended Output Capacitors⁽¹⁾

			CAPA	ACITOR CHARACTERI	STICS
VENDOR	SERIES	PART NUMBER	WORKING VOLTAGE (V)	CAPACITANCE ⁽²⁾ (μF)	ESR ⁽³⁾ (mΩ)
TDK	X7R	C3225X7R1C226K	16	22	2
Murata	X7R	GCJ32ER71C226K	16	22	2
TDK	X5R	C3225X5R1C226M	16	22	2
Murata	X5R	GRM32ER61C226K	16	22	2
Murata	X7R	GCM32ER70J476K	6.3	47	2
Taiyo Yuden	X7R	LMK325B7476MM-PR	10	47	2
Murata	X7R	GRM32ER71A476K	10	47	2
Murata	X5R	GRM32ER61C476K	16	47	3
TDK	X5R	C3225X5R0J107M	6.3	100	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
Murata	X5R	GRM32ER61A107M	10	100	2
Murata	X6S	GRM32EC80G227ME05L	4.0	220	2
Panasonic	POSCAP	4TPE220MF	4.0	220	15
Kemet	T520	T520D227M006ATE015	6.3	220	15
Panasonic	POSCAP	6TPE330MAA	6.3	330	10
Kemet	T520	T520D337M006ATE010	6.3	330	10
Kemet	T520	T520X337M010ATE010	10	330	10

⁽¹⁾ Capacitor Supplier Verification, RoHS, Lead-free and Material Details Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

- (2) Specified capacitance values.
- (3) Maximum ESR @ 100 kHz, 25°C.



7.3.7 TurboTrans (TT)

The TPSM84824 includes the TurboTrans feature which optimizes the transient response of the converter while simultaneously reducing the quantity of external output capacitors required to meet a target voltage deviation specification. A TurboTrans resistor, R_{TT} , is required between the TT pin and AGND to properly set the response of the TPSM84824 based on the amount and type of output capacitors. The value of R_{TT} can be calculated using 公式 3. In order to calculate the R_{TT} value, a TurboTrans constant, K_{TT} , is required. See 表 5 for the K_{TT} value when using only ceramic output capacitors. See 表 6 for the K_{TT} value when using a combination of ceramic and polymer output capacitors. Applications operating from input voltages above 14 V, must reduce the calculated R_{TT} value by 20%. Also, the value of C_{O} used in 公式 3 is the total *effective* output capacitance, which takes into account the effects of applied voltage and temperature.

$$R_{TT} = \left[\left(\frac{K_{TT} \times V_{OUT} \times C_{O(eff)}(\mu F)}{50} \right) - 2 \right] (k\Omega)$$
(3)

表 5. K_{TT} Values (Ceramic Only Output Capacitors)

V _{OUT} (V)	1 - < 1.2	1.2 - < 1.5	1.5 - < 1.8	1.8 - < 2	2 - < 2.5	2.5 - < 3.3	3.3 - < 7.5	7.5 - 10
K _{TT}	1	1.12	1.4	1.5	1.65	1.8	2.0	2.25

表 6. K_{TT} Values (Ceramic + Polymer Output Capacitors)

V _{OUT} (\	0.6 - < 0.7	0.7 - < 0.9	0.9 - < 1	1 - < 2.5	2.5 - < 3.3	3.3 - < 5	5 - < 6	6 - < 7.5	7.5 - 10
K _{TT}	0.6	0.65	0.7	0.6	0.72	0.9	1.2	1.5	1.8

7.3.7.1 Low-ESR Output Capacitors

When selecting non-ceramic output capacitors, the quality of the capacitor is important to maintain stable operation and optimize transient performance. The capacitance rating and the ESR rating are important when selecting these capacitors. Polymer type capacitors with capacitance and ESR in the range shown in 表 7 are required. Capacitors with lower ESR than the minimum listed in 表 7 can be used, however using capacitors with an ESR in the range listed will provide optimal transient performance.

If using a combination of ceramic and polymer type of output capacitance, only a **single** polymer capacitor can be used. Depending on the output voltage setting, only capacitors that meet the specifications listed in 表 7 can be used.

表 7. Allowable Polymer Capacitor

V DANCE	Canacitanas (uE)	ESR	(mΩ)
V _{OUT} RANGE	Capacitance (µF)	min	max
	220	12	15
0.6 V to < 3.3 V ⁽¹⁾	270	9	12
	330 ⁽¹⁾	7	10
	150	15	25
221/40 < 101/	220	12	15
3.3 V to ≤ 10 V	270	9	12
	330	7	10

Applications operating at input voltages > 15 V, output voltages < 3.3V, and temperatures below 0°C, the 330-μF capacitor is not recommended.



7.3.7.2 Transient Response

The TPSM84824 transient response is listed in $\frac{1}{8}$ 8 for several common output voltages with different capacitor combinations. The calculated R_{TT} value is included in the table along with the typical voltage deviation for a 2 A and 4 A load step. All data was taken at the recommended switching frequency for each output voltage.


表 8. Output Voltage Transient Response

V _{IN} = 12 V, C _{IN1} =	V _{IN} = 12 V, C _{IN1} = 2x 10 μF Ceramic, C _{IN2} = 100 μF Electrolytic, T _A = 25°C										
V 00	C Coromio	C BIII K	P (k0)	VOLTAGE	DEVIATION						
V _{OUT} (V)	C _{OUT1} Ceramic	C _{OUT2} BULK	R _{TT} (kΩ)	2 A LOAD STEP	4 A LOAD STEP						
0.8 ⁽¹⁾	300 μF	220 μF	3.4	22 mV (2.7%)	45 mV (5.6%)						
0.8	400 μF	330 μF	5.36	18 mV (2.2%)	36 mV (4.5%)						
	200 μF	=	2.00	30 mV (3.0%)	60 mV (6%)						
1 (1)	200 µF	220 μF	3.01	22 mV (2.2%)	45 mV (4.5%)						
1(')	400 µF	-	6.04	21 mV (2.1%)	43 mV (4.3%)						
	400 µF	220 μF	5.49	20 mV (2.0%)	40 mV (4%)						
	200 µF	-	3.40	35 mV (2.9%)	70 mV (5.8%)						
1.2 ⁽¹⁾	200 μF	220 μF	4.02	27 mV (2.3%)	55 mV (4.6%)						
1.2**	400 µF	-	8.87	22 mV (1.8%)	44 mV (3.7%)						
	400 µF	220 μF	6.98	18 mV (1.5%)	36 mV (3%)						
	100 µF	-	3.40	56 mV (3.1%)	120 mV (6.7%)						
1.8 ⁽¹⁾	300 µF	-	14.3	22 mV (1.2%)	45 mV (2.5%)						
	100 μF	220 μF	4.87	24 mV (1.3%)	52 mV (2.9%)						
	100 µF	-	8.66	60 mV (1.8%)	122 mV (3.7%)						
3.3 ⁽²⁾	100 µF	220 μF	31.6	32 mV (1.0%)	60 mV (1.8%)						
	200 µF	-	19.1	43 mV (1.3%)	81 mV (2.5%)						
	100 μF	-	10.0	83 mV (1.7%)	162 mV (3.2%)						
5 ⁽²⁾	100 μF	220 μF	31.6	32 mV (0.6%)	60 mV (1.2%)						
	200 μF	-	22.1	48 mV (1.0%)	90 mV (1.8%)						
7.5 ⁽²⁾	100 μF	-	10.5	112 mV (1.5%)	212 mV (2.8%)						
7.5	47 µF	220 μF	28.0	36 mV (0.5%)	72 mV (1%)						

⁽¹⁾ Load step slew rate of 2 A/μs(2) Load step slew rate of 1 A/μs



7.3.7.2.1 Transient Waveforms (V_{IN} = 12 V)





7.3.8 Undervoltage Lockout (UVLO)

The TPSM84824 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 4.1 V (typical) with a typical hysteresis of 200 mV.

Applications may require a higher UVLO threshold to prevent early turnon, for sequencing requirements, or to prevent input current draw at lower input voltages. An external resistor divider can be added to the EN pin to adjust the UVLO threshold higher. The external resistor divider can be configured as shown in 图 21. 表 9 lists standard values for R_{UVLO1} and R_{UVLO2} to adjust the UVLO voltage higher.




图 21. Adjustable UVLO

表 9. Standard Resistor Values for Adjusting UVLO

VIN UVLO (V)	4.5	5	6	7	8	9	10	11	12
R_{UVLO1} (k Ω)	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1
R_{UVLO2} (k Ω)	24.3	21.5	16.9	14	12.1	10.5	9.31	8.45	7.50
Hysteresis (mV)	385	400	430	465	500	530	565	600	640

7.3.9 Soft Start (SS/TR)

Leaving SS/TR pin open enables the internal soft-start time interval of approximately 1.25 ms. Adding additional capacitance between the SS pin and AGND increases the soft-start time. Increasing the soft-start time reduces inrush current seen by the input source and reduces the current seen by the device when charging the output capacitors. To avoid the activation of current limit and ensure proper start-up, the SS capacitor may need to be increased when operating near the maximum output capacitance limit.

See 表 10 for several SS capacitor values and timing interval or use 公式 4 to calculate the value.

$$t_{SS} = \frac{0.6V \times (C_{SS} + 10nF)}{5 \,\mu\text{A}} \tag{4}$$

表 10. Soft-Start Capacitor Values and Soft-Start Time

C _{SS} (nF)	open	10	15	22	47
SS Time (ms)	1.25	2.4	3	3.8	6.8

During soft-start, the output voltage increases from its starting voltage and rises into regulation. The device is allowed to skip pulses as needed whenever the application conditions exceed the minimum on-time of the device. This behavior is a function of input voltage, output voltage, switching frequency, and load current. During the initial rise of the output voltage, adding an additional non-ceramic output capacitor in parallel with the required ceramic capacitance will improve the output voltage ramp-up.

注

When testing soft start performance with an electronic load, the output voltage noise can be exaggerated due to the control loop of the load. Testing with a pure resistive load is a better way to quantify the device performance.



7.3.10 Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PGOOD pins. The sequential method is illustrated in 22 using two TPSM84824 devices. The PGOOD pin of the first device is coupled to the EN pin of the second device which enables the second power supply once the primary supply reaches regulation.




图 22. Sequencing Schematic

$$R1 = \frac{(V_{OUT2} \times 5)}{0.6} (k\Omega)$$
 (5)

$$R2 = \frac{0.6 \times R1}{(V_{OUT2} - 0.6)} (k\Omega)$$
 (6)




图 23. Simultaneous Tracking Schematic



7.3.11 Power Good (PGOOD)

The PGOOD pin is an open-drain output requiring an external pullup resistor to output a high signal. Once the output voltage is between 91% and 106% of the setpoint voltage and SS/TR is greater than 0.75 V, the PGOOD pin pulldown is released and the pin floats. A pullup resistor between the values of 10 k Ω and 100 k Ω to a voltage source of 6.5 V or less is recommended. The PGOOD pin is pulled low when the output voltage is lower than 89% or greater than 108% of the setpoint voltage.

7.3.12 Safe Start-up into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During pre-biased start-up, the low-side MOSFET is not allowed to sink current until the SS/TR pin voltage is higher than the FB pin voltage and the high-side MOSFET begins to switch.

7.3.13 Overcurrent Protection

For protection against load faults, the TPSM84824 is protected from overcurrent conditions by cycle-by-cycle current limiting. In an extended overcurrent condition the device enters hiccup mode to reduce power dissipation. In hiccup mode, the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced, which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation.

7.3.14 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 170°C typically. The device reinitiates the power up sequence when the junction temperature drops below 155°C typically.

7.4 Device Functional Modes

7.4.1 Active Mode

The TPSM84824 is in active mode when VIN is above the UVLO threshold and the EN pin voltage is above the EN high threshold. The EN pin has an internal current source to enable the output when the EN pin is left floating. If the EN pin is pulled low the device is put into a low quiescent current state.

7.4.2 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPSM84824. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode the device is put into a low quiescent current state. The TPSM84824 also employs undervoltage lockout protection. If $V_{\rm IN}$ is below the UVLO level, the output of the regulator turns off.



8 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPSM84824 is a fixed-frequency, synchronous step-down DC-DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 8 A. The following design procedure can be used to select components for the TPSM84824. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH software utilizes an iterative design procedure and accesses comprehensive databases of components. See www.ti.com/webench for more details.

8.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

3% voltage deviation, 4-A load step, 1-A/µs slew rate

图 24. TPSM84824 Typical Application

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 11 and follow the design procedures in *Detailed Design Procedure*

-			
DESIGN PARAMETER	VALUE		
Input voltage V _{IN}	12 V typical		
Output voltage V _{OUT}	1.2 V		
Output current rating	8 A		
Key care-abouts	Small solution size, good transient response		

表 11. Design Example Parameters

Transient response requirements



8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM84824 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Output Voltage Setpoint

The output voltage of the TPSM84824 device is externally adjustable using a two resistor divider (R_{FBT} and R_{FBB}). The recommended value of R_{FBT} is 10 kΩ. Select the value of R_{FBB} from $\frac{1}{8}$ 1 or calculate using $\frac{1}{8}$ 7:

$$R_{FBB} = \frac{6}{(V_{OUT} - 0.6)} (k\Omega)$$
(7)

To set the output voltage to 1.2 V, the R_{FBB} value is 10 k Ω .

8.2.2.3 Setting the Switching Frequency

To set the switching frequency of the TPSM84824 a resistor (R_{RT}) between the RT/CLK pin and AGND is required. Select the value of R_{RT} from 表 1 or calculate using 公式 8:

$$R_{RT} = 58650 \times f_{SW} (kHz)^{-1.028} (k\Omega)$$
 (8)

The recommended switching frequency for a 1.2 V output is 450 kHz. To set the switching frequency to 450 kHz, the R_{RT} value is 110 k Ω .

8.2.2.4 Input Capacitors

For this design, two 10-μF ceramic capacitors rated for 25 V are used for the input decoupling capacitors.

8.2.2.5 Output Capacitors

The minimum required output capacitance for a 1.2-V output is 200 μ F of ceramic capacitance, as listed in $\frac{1}{8}$ 1. For this design, two 100- μ F ceramic capacitors plus a 220- μ F, 15-mΩ polymer capacitor where used to meet the transient requirement spec.

8.2.2.6 TurboTrans Resistor


A TurboTrans resistor (R_{TT}) is required between the TT pin and AGND. The value of R_{TT} can be calculated using $\Delta \vec{\Xi}$ 9. When calculating the R_{TT} value, the total **effective** output capacitance which takes into account the effects of applied voltage and temperature.

$$R_{TT} = \left[\left(\frac{K_{TT} \times V_{OUT} \times C_{O(eff)}(\mu F)}{50} \right) - 2 \right] (k\Omega)$$
(9)

The calulated value for R_{TT} for this application is 4.12 k Ω .



8.2.2.7 Application Waveforms



9 Power Supply Recommendations

The TPSM84824 is designed to operate from an input voltage supply range between 4.5 V and 17 V. This input supply must be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPSM84824 supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few inches from the TPSM84824 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. Typically, a $47-\mu F$ or $100-\mu F$ electrolytic capacitor will suffice.



10 Layout

The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

10.1 Layout Guidelines


To achieve optimal electrical and thermal performance, an optimized PCB layout is required.

■ 27 thru

■ 30, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another. The connection is made internal to the device.
- Place R_{FBB}, R_{RT}, and C_{SS} as close as possible to their respective pins.
- Use multiple vias to connect the power planes (VIN, VOUT, and PGND) to internal layers.

10.2 Layout Examples





10.3 EMI

The TPSM84824 is compliant with EN55011 Class B radiated emissions.

図 31, 図 32, and 図 33 show typical examples of radiated emissions plots for the TPSM84824. The graphs include the plots of the antenna in the horizontal and vertical positions.

10.3.1 EMI Plots

EMI plots were measured using the standard TPSM84824EVM with no input filter.




图 31. Radiated Emissions 12-V Input, 1.2-V Output, 8-A Load (EN55011 Class B)




图 32. Radiated Emissions 12-V Input, 5-V Output, 8-A Load (EN55011 Class B)



EMI (接下页)




图 33. Radiated Emissions 5-V Input, 1.8-V Output, 8-A Load (EN55011 Class B)

10.4 Package Specifications

	TPSM84824		
Weight		0.90	grams
Flammability	Meets UL 94 V-O		
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign	73.5	MHrs



11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 开发支持

11.1.2.1 使用 WEBENCH® 工具创建定制设计

请单击此处,借助 WEBENCH® Power Designer 并使用 TPSM84824 器件创建定制设计方案。

- 1. 首先键入输入电压 (V_{IN}) 、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
- 2. 使用优化器拨盘优化关键参数设计,如效率、封装和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

TurboTrans, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请参阅左侧的导航栏。 www.ti.com 2-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPSM84824MOLR	Active	Production	QFM (MOL) 24	500 LARGE T&R	Exempt	NIAU	Level-3-260C-168 HR	-40 to 105	TPSM84824
TPSM84824MOLR.A	Active	Production	QFM (MOL) 24	500 LARGE T&R	Exempt	NIAU	Level-3-260C-168 HR	-40 to 105	TPSM84824
TPSM84824MOLR.B	Active	Production	QFM (MOL) 24	500 LARGE T&R	Exempt	NIAU	Level-3-260C-168 HR	-40 to 105	TPSM84824

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



QUAD FLAT MODULE




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.



QUAD FLAT MODULE




NOTES: (continued)

- 4. This package is designed to be soldered to the thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



QUAD FLAT MODULE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司