











TPSM846C24 ZHCSHH6B - JANUARY 2018 - REVISED JANUARY 2019

TPSM846C24 4.5V 至 15V 输入、0.5V 至 2V 输出、35A 电源模块

特性

- 完全集成的 35A 电源解决方案
- 引脚与 TPSM846C23 (PMBus) 兼容
- 最高可堆叠至 70A, 具有电流共享
- 输出电压范围: 0.5V 至 2V
- 输出电压精度高达 0.5%
- 15mm x 16mm 封装尺寸 (最大厚度 6.4mm)
- 300kHz 至 1MHz 开关频率
- 可与外部时钟保持同步
- 差动遥感
- 电源正常输出
- 预偏置输出单调启动
- 3ms 固定软启动/软停止时间
- 过流保护
- 工作 IC 结温范围: -40°C 至 +125°C
- 工作环境温度范围: -40°C 至 +105°C
- 增强的热性能: 8.7°C/W
- 符合 EN55022 A 类辐射发射标准
- 使用 TPSM846C24 并借助 WEBENCH® 电源设计 器创建定制设计方案

简化电路原理图

2 应用

- 紧凑型 PCI/PCI 快速接口/PXI 快速接口
- 宽带和通信基础设施
- 自动化测试和医疗设备
- DSP、FPGA 和 ASIC 负载点 应用

3 说明

TPSM846C24 是一款 35A 固定频率降压电源模块。该 模块包含控制器、功率 MOSFET、电感器和相关组 件,采用坚固耐用的耐热增强型表面贴装式封装。用户 提供输入和输出电容器及少量其他无源组件即可设置该 模块的运行参数。这两个模块可配置为并联工作,以提 供最高可达 70A 的两相电源解决方案。


该器件具有 15mm × 16mm 组件封装尺寸,可轻松焊 接到印刷电路板上,并可实现紧凑的负载点设计。

器件信息(1)


器件型号	封装	封装尺寸 (标称值)
TPSM846C24	MOL (59)	15mm × 16mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

VS+ VOUT



Copyright © 2018, Texas Instruments Incorporated





		目录			
1 2	特性		8	Application and Implementation	
3	说明 1		9	Power Supply Recommendations	24
4 5	修订历史记录		10	Layout	24
6	Specifications 5 6.1 Absolute Maximum Ratings 5			10.2 Layout Example	26
	6.2 ESD Ratings		11	10.5 Mounting and Thermal Profile Recommendation 器件和文档支持	n 28
	6.4 Thermal Information 6 6.5 Electrical Characteristics 6 6.6 Switching Characteristics 8		•	11.1 器件支持	29
	6.7 Typical Characteristics (V _{IN} = 12 V)			11.3 社区资源11.4 商标	
7	Detailed Description 11			11.5 静电放电警告	
	7.1 Overview		12	机械、封装和可订购信息	30
	7.3 Feature Description			12.1 Tape and Reel Information	30


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision A (August 2018) to Revision B	Page
Changed HBM ESD from 500 to 1000V	5
Changes from Original (January 2018) to Revision A	Page
Updated PCB Top-side Layout Recommendation figure	25



5 Pin Configuration and Functions





Pin Functions

	PIN	1/0	DECODIDETION				
NAME	NO.	I/O	DESCRIPTION				
AGND	10	G	Analog ground for the controller circuitry. This pin is internally connected to PGND.				
BP_RTN	51	G	Return path for VINBP and BP3. This pin is internally connected to PGND, pad 59.				
BP3	47	0	Output of the internal 3.3-V regulator. Bypass this pin with a minimum of 2.2-µF to BP_RTN. Can be used as a pullup termination voltage for PGOOD and EN signals.				
BP6	49	0	Output of the internal 6.5-V regulator that powers the driver stage of the device. Bypass this pin with a minimum of 2.2 μ F to BP6_RTN.				
BP6_RTN	48	G	Power ground return path for BP6 bypass cap.				
COMP	9	0	Output of the error amplifier.				
DIFFO	6	0	Output of the remote sense differential amplifier. This provides remote sensing for output voltage reporting and the voltage control loop.				
DNC	8, 16, 17, 18, 19, 20, 21, 30, 31	_	Do Not Connect. Do not connect these pins to AGND, PGND to a different DNC pin or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.				
EN	12	1	EN pin. To enable, pull this pin up to a voltage less than 5.5 V using a 10-k Ω resistor. Pull this pin to AGND to disable the device.				
FB	7	I	Feedback pin for the control loop.				
ISHARE	2	I	Current sharing signal for parallel operation.				
NC	1, 15	_	Not Connected. These pins are internally isolated from any signal and all other pins. Each pin must be soldered to a pad on the PCB. These pins can be left isolated, or connected to AGND or PGND.				
PGND	Power ground of the device. This is the return current path for the power st Connect these pins to the bypass capacitors associated with VIN and VOU 56, 57, 58, 59 GND 36, 42, 43, 54 56, 57, 58, 59 G G G G G G G G G G G G G G G G G G G						
PGOOD	52	0	Power-good indicator. This pin is an open-drain output, which asserts low during any fault conditions. Requires a pullup resistor.				
PH	22, 23, 24, 25 26, 27, 28, 29	0	Phase switch node. Do not connect any external components to these pins or tie them to a pin of a different function.				
RT	13	I	Frequency-setting resistor. To operate the device at its default switching frequency, make no connection to this pin. To operate at a different switching frequency, connect a resistor from this pin to AGND.				
RT_SEL	14	I	RT resistor select. To operate the device at its default switching frequency, connect this pin to AGND. To operate at a different switching frequency, let this pin float.				
SYNC	11	I/O	Frequency synchronization pin. In a stand-alone application or as the Master device in a parallel configuration, the SYNC pin is configured as a SYNC-IN pin and power conversion is synchronized to the rising edge of a 50% duty cycle external clock applied to this pin. For a slave device in a parallel configuration, power conversion is synchronized to the falling edge of the incoming clock.				
VIN	44, 45, 46, 53	I	Input switching voltage pins. These pins supply voltage to the power switches of the converter.				
VINBP	50	I	Input power to the controller circuitry. Bypass this pin with a minimum of 1-µF to BP_RTN. This pin is internally connected to VIN.				
VOUT	37, 38, 39, 40, 41, 55	0	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND.				
VS+	4	1	Positive input of the remote sense amplifier. Connect this pin to VOUT at the load for best voltage regulation. Do not let this pin float.				
VS-	5	I	Negative input of the remote sense amplifier. Connect this pin to ground at the load for best voltage regulation. Do not let this pin float.				
VSHARE	3	I/O	Voltage sharing signal for parallel operation.				



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	PARAMETER	MIN	MAX	UNIT	
	VIN	-0.3	18		
	VIN < 2-ms transient		19		
lancet colleges	VIN-PH (VIN TO PH differentially)	-0.3	25	V	
Input voltage	FB	-0.3	3.6	V	
	VS+, VS-, RT, EN, SYNC, PGOOD, ISHARE, RT_SEL	-0.3	7		
	BP6_RTN, BP_RTN, AGND	-0.3	0.3		
	PH	-1	25		
Outentuckers	PH < 100-ns transient	-5	25	.,	
Output voltage	BP6, COMP, DIFFO, VSHARE	-0.3	7	V	
	BP3	-0.3	18 19 25 3.6 7 0.3 25 25 7 3.6 150 150 500		
Operating IC junction temperate	ure, T _J	-40	150	°C	
Storage temperature, T _{stg}		-55	150	°C	
Mechanical shock			500	G	
Mechanical vibration			10	G	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
M	Clastrostatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
	VIN	4.5	12	15	
Input voltage	SYNC		3.3	6.5	V
	EN, PGOOD pullup voltage		3.3	5.5	
Output voltage	V _{OUT}	0.5		2	V
Output current	I _{OUT}	0		35	Α
Frequency		300	500	1000	kHz
Tomporatura	Operating ambient temperature	-40		105	°C
Temperature	Operating IC junction temperature	-40		125	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPSM846C24	
	THERMAL METRIC ⁽¹⁾	MOL (QFN)	UNIT
		59 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	8.7	°C/W
ΨЈТ	Junction-to-top characterization parameter ⁽³⁾	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁴⁾	4.3	°C/W

- (1) For more information about thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-ambient thermal resistance, R_{θJA}, applies to devices soldered directly to a 100 mm x 100 mm, 6-layer PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces R_{θJA}.
 (3) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature, T_J, of a device in a real system, using a
- (3) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). $T_J = \psi_{JT} \times Pdis + T_T$; where Pdis is the power dissipated in the device and T_T is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature, T_J, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T_J = ψ_{JB} × Pdis + T_B; where Pdis is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

6.5 Electrical Characteristics

Over -40° C to 105°C free-air temperature range, V_{IN} = 12 V, V_{OUT} = 1.2 V, I_{OUT} = I_{OUT(max)}, f_{SW} = 500 kHz, C_{IN1} = 4 × 22 μ F, 25 V, 1210 ceramic; C_{IN2} = 2 × 330 μ F, 25 V, electrolytic bulk; C_{OUT1} = 4 × 47 μ F, 6.3 V, 1210 ceramic; C_{OUT2} = 2 × 470 μ F, 6.3 V, polymer bulk (unless otherwise noted)

4.5	4.5 4 7.7	15	V
4.5	4	15	<u> </u>
	4		\/
	7.7		٧
		12	mA
0.5		2	V
-1%		1%	
-1.5%		1.5%	
-0.5%		0.5%	
-1%		1%	
	±0.05%		
±0.2%			
	13		mV
0		35	Α
	42		Α
-15%		15%	
-15%		15%	
-3		3	Α
	3		ms
	3		ms
1.3			V
		0.8	V
	170		mV
	-1% -1.5% -0.5% -1% 0 -15% -15% -3	-1% -1.5% -0.5% -1% ±0.05% ±0.2% 13 0 42 -15% -15% -3 3 3	-1% 1% -1.5% 1.5% -0.5% 0.5% -1% 1% ±0.05% ±0.2% 13 0 35 42 -15% 15% -15% 15% -3 3 3 3

Specified by design

(2) The stated limit of the set-point tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance is affected by the tolerance of the external R_{SET} resistor.



Electrical Characteristics (continued)

Over -40° C to 105°C free-air temperature range, V_{IN} = 12 V, V_{OUT} = 1.2 V, I_{OUT} = $I_{OUT(max)}$, f_{SW} = 500 kHz, C_{IN1} = 4 × 22 μ F, 25 V, 1210 ceramic; C_{IN2} = 2 × 330 μ F, 25 V, electrolytic bulk; C_{OUT1} = 4 × 47 μ F, 6.3 V, 1210 ceramic; C_{OUT2} = 2 × 470 μ F, 6.3 V, polymer bulk (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
POWER G	OOD (PGOOD) AND OVERVOLTAG	E / UNDERVOLTAGE THRESHOLD	O ⁽³⁾				
	50005	V _{IN} = 4 V, V _{OUT} = 0 V, I _{PGOOD} =	= 5 mA			0.3	
	PGOOD output low voltage	V _{IN} = 0 V, I _{PGOOD} = 80 μA				0.8	V
PERFORM Efficiency (*			Good		95		%Vo
PGOOD		V _{OUT} rising	Fault		112		%V _O
	PGOOD thresholds		Good		105		%V _o
		V _{OUT} falling	Fault		88		%V _o
PERFORM	MANCE						
			V _{OUT} = 0.8 V		83%		
		V _{IN} = 12 V, I _{OUT} = 25 A	V _{OUT} = 1.2 V		87%		
	4)		V _{OUT} = 1.8 V		90%		
Efficiency	- ,		V _{OUT} = 0.8 V		84%		
		V _{IN} = 5 V, I _{OUT} = 25 A	V _{OUT} = 1.2 V		88%		
			V _{OUT} = 1.8 V		0.3 0.8 95 112 105 88 83% 87% 90% 84% 88% 91% 60 60 40 60 27 60 85 6.4 6.95 400 3 3.2 3.4 145 160 25		
		10 A / µs load step from	V _{OUT} over/undershoot		60	0.3 0.8 5 2 5 6 6 6 6 6 6 7 9 1 4 4 6.95 400 5 1 1 1 1 1 1 1 1 1 1 1 1 1	mV
		25% to 75% of $I_{OUT(max)}$, $C_{OUT} = 1000 \ \mu F$, $RC = 1 \ k\Omega$, $CC = 1 \ nF$	Recovery time		60		μs
		10 A / μs load step from	V _{OUT} over/undershoot		40		mV
Transient r	response ⁽⁴⁾	25% to 75% of $I_{OUT(max)}$, $C_{OUT} = 2000 \ \mu F$, $RC = 665 \ \Omega$, $CC = 1.5 \ nF$	Recovery time		60		μs
		10 A / µs load step from	V _{OUT} over/undershoot		27		mV
		25% to 75% of $I_{OUT(max)}$, $C_{OUT} = 4000 \ \mu F$, $RC = 499 \ \Omega$, $CC = 2.2 \ n F$	Recovery time		60		μs
INTERNAL	L LDO (BP6, BP3) ⁽³⁾		<u> </u>				
V _{BP6}	BP6 regulator output voltage	7.5V ≤ V _{IN} ≤ 15 V, switching		5.85	6.4	6.95	V
V _{BP6(DO)}	Dropout voltage	$(V_{VIN} - V_{BP6}), V_{IN} = 4.5 \text{ V}, \text{ swite}$	ching			400	mV
V _{BP3}	BP3 regulator output voltage	V _{IN} ≥ 4.5 V		3	3.2	3.4	V
THERMAL	SHUTDOWN						
T _{SD}	Junction thermal shutdown temperature				145	160	°C
T _{HYST}	Thermal shutdown hysteresis				25		°C
CAPACITA	ANCE		<u>, </u>			.,	
C	External input capacitance	ceramic		88			μF
VIN .	External input capacitation	non-ceramic	non-ceramic				μι
		ceramic ⁽⁵⁾		188			μF
C _{OUT}	External output capacitance	non-ceramic ⁽⁵⁾		940		4000(6)	μι
C _{IN}		HOH-Ceramic V	ESR (7)			5	mΩ

- (3) Functionality Verified. Limits specified at internal IC test.
- (4) Specified by design.
- (5) The minimum required output capacitance consists of 4×47 - μ F ceramic capacitors and 2×470 - μ F, 10-m Ω ESR (5 m Ω equivalent).
- (6) The proper frequency compensation network values are determined by the total amount of output capacitance (see Setting the Compensation Network).
- (7) The maximum ESR refers to the combined equivalent ESR of all non-ceramic output capacitors. For example, two 10-m Ω ESR capacitors have a combined equivalent ESR of 5 m Ω .



6.6 Switching Characteristics

Over -40°C to 105°C free-air temperature range, $V_{\text{IN}} = 12 \text{ V}, V_{\text{OUT}} = 1.2 \text{ V}, I_{\text{OUT}} = I_{\text{OUT}(\text{max})}$, $f_{\text{SW}} = 500 \text{ kHz}$, $C_{IN1} = 4 \times 22 - \mu F$, 25-V, 1210 ceramic; $C_{IN2} = 2 \times 330 - \mu F$, 25-V, electrolytic bulk; $C_{OUT1} = 4 \times 47 - \mu F$, 6.3-V, 1210 ceramic; $C_{OUT2} = 2 \times 470 - \mu F$, 6.3-V, polymer bulk (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OSCILLA [®]	TOR				•	
		Factory default setting. R _{RT} = open; RT_SEL grounded	425	500	575	
f _{sw}	Switching frequency	R_{RT} = 68.1 k Ω , 1%; RT_SEL open	255	300	345	kHz
		$R_{RT} = 20.0 \text{ k}\Omega$, 1%; RT_SEL open	850	1000	1150	
		Adjustment range	300		1000	
PWM						
t _{ON-MIN}	Minimum on-time ⁽¹⁾			50	100	ns
t _{OFF-MIN}	Minimum off-time ⁽¹⁾	f _{SW} = 1 MHz		515	560	ns
SYNCHRO	ONIZATION					
V _{IH(sync)}	High-level input voltage ⁽²⁾		2.2			V
V _{IL(sync)}	Low-level input voltage (2)				0.8	V
D _{SYNC}	Sync input duty cycle	$f_{\rm SW}$ = 300 kHz to 1 MHz		50%		
$f_{\sf SYNC}$	Sync frequency range		300		1000	kHz

⁽¹⁾ Specified by design.(2) Functionality Verified. Limits specified at internal IC test.



6.7 Typical Characteristics ($V_{IN} = 12 \text{ V}$)


 V_{IN} = 12 V, T_A = 25°C, f_{SW} = 500 kHz (unless otherwise specified). Safe operating area curves were measured using a Texas Instruments evaluation module (EVM).





6.8 Typical Characteristics ($V_{IN} = 5 \text{ V}$)

 V_{IN} = 5 V, T_A = 25°C, f_{SW} = 500 kHz (unless otherwise specified). Safe operating area curves were measured using a Texas Instruments evaluation module (EVM).






7 Detailed Description

7.1 Overview

The TPSM846C24 device is a 35-A, high-performance, synchronous buck power module, enabling high-power density and minimal PCB area. This device implements the industry-standard fixed switching frequency, voltage-mode control with input feed-forward topology that responds instantly to input voltage change. The TSPM846C24 device can be synchronized to the external clock to eliminate beat noise and reduce EMI and EMC. Monotonic prebias capability eliminates concerns about damaging sensitive loads. Two TPSM846C24 devices can be paralleled together to provide up to 70-A load. Current sensing for overcurrent protection and current sharing between two devices are implemented by sampling a small portion of the power-stage current which provides accurate information independent of the device temperature.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Minimum Capacitance Requirements

For proper operation, the minimum required input capacitance network consists of four 22-μF (or two 47-μF) ceramic capacitors plus a 330-μF bulk capacitor. See capacitors C1 thru C5 in 🗵 13. Place the ceramic capacitors as close as possible to the VIN pins. The ground return path of the capacitors must connect to PGND pins 42, 43, 54, and 59 of the TPSM846C24.

The minimum required output capacitance network consists of four 47- μ F (or two 100- μ F) ceramic capacitors plus two 470- μ F, low-ESR polymer capacitors. See capacitors C10 thru C15 in $\boxed{8}$ 13. The combined ESR of the polymer capacitors must not be greater than 5 m Ω . Place the ceramic capacitors as close as possible to the VOUT and PGND pins of the module. This minimum network insures good transient response and minimal ripple amplitude. The total amount of output capacitance determines the values of the frequency compensation network. For more details see the *Setting the Compensation Network* section.




图 13. Required Capacitor Schematic



Feature Description (接下页)

7.3.2 Setting the Compensation Network

The TPSM846C24 requires an external series resistor and capacitor compensation network to be connected between the DIFFO pin (pin 6) and the FB pin (pin 7). These are R_{COMP} and C_{COMP} in 2 14. The value of these components is determined by the total amount of output capacitance and the switching frequency. TI recommends only ceramic and low-ESR, polymer-type capacitors are. Place these components as close as possible to the module and away from noisy signal traces. Suggested values for R_{COMP} and R_{COMP} for some typical values of output capacitance are given in R_{COMP} 1. Final values should be determined by testing system stability using standard power supply evaluation techniques.




图 14. Compensation Components

表 1. Recommended Compensation Components

TOTAL (· (E)	SWITCHING FREQUENCY						TYPICAL COUT	
TOTAL C _{OUT} (μF)		300 - 400 kHz		400 - 600 kHz		600 - 1000 kHz		I TPICA	AL COUT
MIN	MAX	R _{COMP}	C _{COMP}	R _{COMP}	C _{COMP}	R _{COMP}	C _{COMP}	Ceramic	Polymer
1000	1500	1.0 kΩ	1000 pF	665 Ω	1500 pF	499 Ω	2200 pF	4 × 47 μF	2 × 470 µF
1500	3000	665 Ω	1500 pF	499 Ω	2200 pF	249 Ω	4700 pF	4 × 47 μF	4 × 470 µF
3000	5000	499 Ω	2200 pF	249 Ω	4700 pF	124 Ω	6800 pF	4 × 47 μF	4 × 1000 μF



7.3.3 Transient Response

The TPSM846C24 is designed to have an exceptional output voltage transient response to output current load steps. 表 2 shows the voltage deviation for several transient conditions.

表 2. Output Voltage Transient Response


C _{IN} = 4× 22 µF	Ceramic, 2x 3	330 µF Electroly	tic				
V 00	V 00	£ (1:U=)	В	_	C	оит	VOLTAGE (1)
V _{OUT} (V)	V _{IN} (V)	f _{SW} (kHz)	R _{COMP}	C _{COMP}	CERAMIC	NON-CERAMIC (2)	DEVIATION (mV)
	5	500	499 Ω	2200 pF	4 × 47 μF	4 × 470 μF	33
0.6	5	500	249 Ω	4700 pF	$4 \times 47 \mu F$	4 × 1000 μF	22
0.6	12	500	249 Ω	4700 pF	4 × 47 μF	4 × 470 μF	24
	12	750	124 Ω	6800 pF	4 × 47 μF	4 × 1000 μF	18
	F	500	499 Ω	2200 pF	4 × 47 μF	4 × 470 μF	37
0.8	5	750	124 Ω	6800 pF	4 × 47 μF	4 × 1000 μF	19
0.6	12	500	499 Ω	2200 pF	4 × 47 μF	4 × 470 μF	33
		500	249 Ω	4700 pF	4 × 47 μF	4 × 1000 μF	20
	5	500	665 Ω	1500 pF	4 × 47 μF	2 × 470 µF	48
		500	499 Ω	2200 pF	4 × 47 μF	4 × 470 μF	38
1.0		500	249 Ω	4700 pF	4 × 47 μF	4 × 1000 μF	26
1.0		500	665 Ω	1500 pF	4 × 47 µF	2 × 470 µF	41
	12	500	499 Ω	2200 pF	4 × 47 μF	4 × 470 μF	32
		750	499 Ω	2200 pF	4 × 47 μF	2 × 470 µF	26
	Г	500	665 Ω	1500 pF	4 × 47 μF	2 × 470 µF	38
1.2	5	750	499 Ω	2200 pF	4 × 47 μF	2 × 470 µF	34
1.2	10	500	665 Ω	1500 pF	4 × 47 μF	2 × 470 µF	39
	12	500	499 Ω	2200 pF	4 × 47 μF	4 × 470 μF	35
	F	300	1.0 kΩ	1000 pF	4 × 47 μF	2 × 470 µF	50
2	5	500	665 Ω	1500 pF	4 × 47 μF	2 × 470 µF	38
2	10	300	1.0 kΩ	1000 pF	4 × 47 μF	2 × 470 µF	57
	12	500	665 Ω	1500 pF	4 × 47 μF	2 × 470 µF	42

^{(1) 50%} load step at 2.5 A/ μ s. (2) The combined equivalent ESR of all non-ceramic output capacitance must be \leq 5 m Ω .



7.3.4 Setting the Output Voltage

The TPSM846C24 output voltage adjustment range is 0.5 V to 2 V. The adjustment method requires a resistor, R_{SET} , connected between the FB pin and AGND as shown in 图 15. 公式 1 can be used to calculate the R_{SET} value for a given output voltage, V_{OUT} . Additionally, the R_{SET} value can be selected from 表 3.



Copyright © 2017, Texas Instruments Incorporated

图 15. RSET Resistor

$$R_{SET} = \frac{5}{(V_{OUT} - 0.5)} \quad (k\Omega)$$
 (1)

表 3. Standard R_{SET} Resistor Values

V _{OUT} (V)	R _{SET} (kΩ)	V _{OUT} (V)	R _{SET} (kΩ)
0.5	open	1.3	6.19
0.6	49.9	1.4	5.49
0.7	24.9	1.5	4.99
0.8	16.5	1.6	4.53
0.9	12.4	1.7	4.12
1	10	1.8	3.83
1.1	8.25	1.9	3.57
1.2	7.15	2.0	3.32

7.3.5 Differential Remote Sense

The TPSM846C24 device implements a differential remote-sense amplifier to provide excellent load regulation by cancelling IR-drop in high-current applications. The VS+ and VS- pins must be Kelvin-connected to the output capacitor bank directly at the load, and routed back to the device as a tightly coupled differential pair. Ensure that these traces are isolated from fast switching signals and high current paths on the final PCB layout, as these can add differential-mode noise.



7.3.6 Switching Frequency and Synchronization

7.3.6.1 Setting the Switching Frequency

The TPSM846C24 is set to a default switching frequency of 500 kHz. To operate the TPSM846C24 at the default switching frequency, connect the RT_SEL pin (pin 14) to AGND and leave the RT pin (pin 13) open. To change the switching frequency, leave the RT_SEL pin open, and connect a resistor from the RT pin (R_{RT}) to AGND. Use 公式 2 to calculate the R_{RT} resistor value.

$$R_{RT} = \frac{18290 + \left(120 \times V_{IN}\right)}{f_{SW}\left(kHZ\right)} (k\Omega) \tag{2}$$

The TPSM846C24 devices are designed to operate from 300 kHz to 1 MHz.

7.3.6.2 Synchronization

The TPSM846C24 device can synchronize to an external clock that is ±20% of the free-running frequency set by R_{RT}. It is required that the external clock waveform is a square wave with a duty cycle of 50%.

7.3.6.2.1 Stand-Alone Device Synchronization

When power is applied, if no external clocking signal is present on the SYNC pin, the device operates at the switching frequency set by the internal or an external timing resistor. If an external clock signal that meets the specification of the Synchronization section of the *Switching Characteristics* table is applied to the SYNC pin, the device synchronizes to the leading edge of the applied waveform. The rising edge of the PH node lags the rising edge of the clocking waveform by approximately 500 ns. The external clock must be a 50% duty-cycle square wave. The external clock frequency must be with ±20% of the free-running frequency set by the R_{RT} resistor. It is permissible for the SYNC signal to become active after the module has powered-up. If this is done, there is a small disturbance in the output voltage while the module locks to the SYNC clock. If the SYNC signal is lost during operation, the module quickly detects the loss and reverts to switching at the frequency set by the R_{RT} resistor. A disturbance occurs in the output voltage upon loss of SYNC.

7.3.6.2.2 Paralleled Devices Synchronization

When two TPSM846C24 devices are paralleled, the SYNC pins of the master and the slave must be supplied with a 50% duty cycle clock signal at the desired switching frequency. The master device locks to the rising edge of the clock; the slave locks to the falling edge. The 50% duty cycle requirement insures the modules operate 180° out of phase to minimize ripple. Both the master and slave module must have an R_{RT} resistor present whose value sets a switching frequency within $\pm 20\%$ of the SYNC clock frequency. See the *Parallel Application* section of the datasheet for more information when paralleling devices.



7.3.7 Prebiased Output Start-Up

The TPSM846C24 devices prevent current from being discharged from the output during start-up when a prebiased output condition exists. If the output is prebiased, no PH pulses occur until the internal soft-start voltage rises above the error-amplifier input voltage (FB pin). As soon as the soft-start voltage exceeds the error-amplifier input, and PH pulses start. The device limits synchronous rectification after each PH pulse with a narrow on-time. The on-time of the low-side MOSFET slowly increases on a cycle-by-cycle basis until 128 pulses have been generated and the synchronous rectifier runs fully complementary to the high-side MOSFET. This approach prevents the sinking of current from a prebiased output, and ensures the output-voltage start-up and ramp-to-regulation sequences are smooth and monotonic.

If the prebias voltage is close to or exceeds the V_{OUT} setpoint voltage, the mandatory 128 switching cycles, as previously described, may induce a non-monotonic dip in the output voltage. The output voltage quickly recovers to the setpoint value once the 128 cycle interval is completed.

These devices respond to a prebiased output overvoltage condition immediately upon VIN powered up and when the BP6 regulator voltage is above the BP6 UVLO of 3.73 V (typical).

7.3.8 Power-Good (PGOOD) Indicator

The TPSM846C24 has a built-in power-good signal (PGOOD) which indicates whether the output voltage is within its regulation range. The PGOOD pin is an open drain output that requires a pullup resistor to a voltage source of 5.5 V or less. The recommended pullup resistor value is between 10 k Ω and 100 k Ω . Once the output voltage rises above 95% of the set voltage, the PGOOD pin rises to the pullup voltage level. The PGOOD pin is pulled low when the output voltage drops lower than 88% or rises higher than 112% of the nominal set voltage.

The PGOOD signal can be connected to the EN pin of a different device to provide additional controlled turnon and turnoff sequencing.

The PGOOD signal is pulled low when the FB pin is prebiased to higher than 5% above the regulation level. This level of prebias is unusual and it is beneficial to flag a warning in this situation.



The presence of a pullup voltage at the PGOOD pin before input voltage is applied, may cause the PGOOD pin to be pulled above a logic low voltage level. This is due to the limited pulldown capability in an un-powered condition. If this is not desired, increase the pullup resistance or reduce the external pullup supply voltage.

7.3.9 Linear Regulators BP3 and BP6

The TPSM846C24 device has two onboard linear regulators to provide suitable power for the internal circuitry of the device. Bypass the BP3 and BP6 pins externally for the converter to function properly. The BP3 pin requires a minimum of 2.2 μ F of capacitance connected to BP_RTN. The BP6 pin requires a minimum 4.7 μ F of capacitance connected to BP6_RTN.

The use of the internal regulators to power other circuits is not recommended because the loads placed on the regulators might adversely affect operation of the controller.



Place bypass capacitors as close as possible to the device pins, with a minimum return loop back to ground and keep the return loop away from fast switching voltage and main current path. For more information, see the *Layout* section. Poor bypassing can degrade the performance of the regulator.



7.3.10 Parallel Application

Two TPSM846C24 devices can be paralleled for increased output current up to 70 A. Multiple connections must be made between the paralleled devices and the component selection is slightly different than for a stand-alone TPSM846C24 device. ☑ 16 shows a typical schematic for two TPSM846C24 devices in parallel. Parallel operation can be evaluated using the TPSM846C24DEVM-007 evaluation board.




图 16. TPSM846C24 Parallel



7.3.11 Parallel Operation

To operate two TPSM846C24 devices in parallel, one of the devices must act as the master and the other act as a slave. To configure one of the devices as the slave device, connect a 1-kΩ resistor between the device FB pin and BP3 pin. Additionally, the SYNC, VSHARE, and ISHARE pins of both devices must be connected as shown in 16. Both devices share the same VSHARE voltage. Essentially, the internal COMP voltage is shared between the two devices by connecting the VSHARE pin of each device together. By connecting the ISHARE pins of each device, the sensed current in each phase is compared, then the error current is added into the internal COMP. The resulting voltage is compared with the PWM ramp to generate the PWM pulse. This current sharing loop maintains the current balance between devices.

In addition to sharing the same internal COMP voltage, the VSHARE pin is also used for fault communication between the loop master and slave devices. The VSHARE pin voltage is pulled low if any device encounters any fault conditions so that the other device sharing VSHARE pin is alerted and stops switching accordingly.

When configured for parallel operation, the SYNC pins of the master and the slave must be supplied with a 50% duty cycle clock signal at the desired switching frequency. The master device locks to the rising edge of the clock; the slave locks to the falling edge. The 50% duty cycle requirement insures the modules operate 180° out of phase to minimize ripple. Both the master And Slave module must have an R_{RT} resistor present whose value sets a switching frequency within $\pm 20\%$ of the SYNC clock frequency.

An optional high-frequency capacitor can be added between the VSHARE pin and ground in noisy systems, but the capacitance must not exceed 10 pF.

If operating conditions result in an on-time pulse width of \leq 150 ns, jitter may be observed on the master and slave PH pins. The addition of a 10-k Ω resistor in series with the ISHARE connection between the devices helps to reduce, but may not eliminate, the jitter.

7.3.12 Overtemperature Protection

An internal temperature sensor based off the bandgap reference protects the TPSM846C24 device from thermal runaway. The internal thermal shutdown threshold, T_{SD} , is fixed at 145°C (typical). When the device senses a temperature above T_{SD} , power conversion stops until the sensed junction temperature decreases by the amount of the thermal shutdown hysteresis, T_{HYST} (25°C typical). The response to an over temperature fault is to shut down and then restart.

7.3.13 Overcurrent Protection

Both low-side overcurrent and high-side short circuit protection are implemented. The low-side MOSFET average current is compared to the fault threshold. High-side pulses are terminated on a cycle-by-cycle basis whenever the current through the high-side MOSFET exceeds the fixed short-circuit threshold.

When either a low-side overcurrent or high-side short-circuit threshold is exceeded in a switching cycle, a counter is incremented. If no overcurrent condition is detected in a switching cycle, the counter is decremented. If the counter counts to three, an overcurrent fault condition is declared, and the output shuts down and restarts after approximately 21 ms.

7.3.14 Output Overvoltage and Undervoltage Protection

The TPSM846C24 device includes both output-overvoltage protection and output undervoltage protection capability by comparing the FB pin voltage to internal pre-set voltages.

If the FB pin voltage rises above the output overvoltage-protection threshold, the device terminates normal switching and turns on the low-side MOSFET to discharge the output capacitor and prevent further increases in the output voltage. The device declares an OV fault and enters continuous-restart-hiccup mode. The TPSM846C24 device responds to the output overvoltage condition immediately upon VIN powered up and BP6 regulator voltage above its own UVLO of 3.73 V (typical).

If the FB pin voltage falls below the undervoltage protection level after soft start has completed, the device terminates normal switching and forces both the high-side and low-side MOSFETs off, and begins a hiccup time-out delay prior to restart.



7.4 Device Functional Modes

7.4.1 Active Mode

The TPSM846C24 device operates in continuous conduction mode (CCM) at a fixed frequency, regardless of the output current. For the first 128 switching cycles, the low-side MOSFET on-time is slowly increased to prevent excessive current sinking in the event the device is started with a prebiased output. Following the first 128 clock cycles, the low-side MOSFET and the high-side MOSFET on-times are fully complementary.

7.4.2 Shutdown Mode

The TPSM846C24 uses the EN pin to enable or disable power conversion. The EN pin must be pulled high to allow power conversion.

The EN pin provides electrical ON and OFF control for the TPSM846C24. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode the stand-by current is 7.7 mA typically with V_{IN} = 12 V. The TPSM846C24 also employs undervoltage lockout protection. If V_{IN} is below the UVLO level, the output of the regulator is turned off.




8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Typical Application

The TPSM846C24 is a highly-integrated, synchronous step-down DC-DC power module. The TPSM846C24 converts a higher DC-input voltage to a lower DC-output voltage, with a maximum output current of 35 A. Use the following design procedure to select key component values and select the appropriate features.



Copyright © 2017, Texas Instruments Incorporated

图 17. Typical Application Schematic



Typical Application (接下页)

8.1.1 Design Requirements

For this design example, use the parameters listed in 表 4 and follow the design procedures below.

表 4. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage V _{IN}	12 V typical
Output voltage V _{OUT}	1.2 V
Output current rating	35 A
Key care-abouts	Small footprint, high efficiency, PGOOD signal

8.1.2 Detailed Design Procedure

8.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM846C24 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.1.2.2 Setting the Output Voltage

The output voltage of the TPSM846C24 is designed to be set by the R_{SET} resistor. Use $\Delta \pm 3$ to calculate the R_{SET} resistor value.

$$R_{SET} = \frac{5}{(V_{OUT} - 0.5)} \quad (k\Omega)$$
(3)

To set the output voltage to 1.2 V, using Δ 式 3, the calculated value of R_{SET} is 7.14 kΩ. The nearest E96 resistor value is 7.15 kΩ

8.1.2.3 Input and Output Capacitance

The minimum required input capacitance network consists of four 22- μ F (or two 47- μ F) ceramic capacitors plus a 330- μ F bulk capacitor. The minimum required output capacitance network consists of four 47- μ F (or two 100- μ F) ceramic capacitors plus two 470- μ F, low ESR polymer capacitors. The combined ESR of the polymer capacitors must not be greater than 5 m Ω . Additional input and output capacitors can be added to improve ripple or transient response.

In this design example, the minimum required input and output capacitance is used.

8.1.2.4 Selecting the Compensation Components

The TPSM846C24 requires an external series resistor and capacitor compensation network to be connected between the DIFFO pin (pin 6) and the FB pin (pin 7). The value of these components is determined by the total amount of output capacitance.

In this design example, the value of R_{COMP} and C_{COMP} is selected from $\frac{1}{8}$ 1 based on the total amount of output capacitance of 1120 μF . $R_{COMP} = 1 \text{ k}\Omega$ and $R_{COMP} = 1000 \text{ pF}$.



8.1.2.5 Setting the Switching Frequency

The TPSM846C24 is set to a default switching frequency of 500 kHz. To operate the TPSM846C24 at the default switching frequency, connect the RT_SEL pin (pin 14) to AGND and leave the RT pin (pin 13) open.

In this design example, the switching frequency is selected to operate at the default switching frequency of 500 kHz by connecting RT SEL pin to AGND and the R_{RT} resistor is left open.


8.1.2.6 Power Good (PGOOD)

Applications requiring voltage rail sequencing can benefit from the PGOOD signal present with the TPSM846C24. The PGOOD pin is an open-drain output. When the output voltage is typically between 95% and 105% of the setpoint, the PGOOD pin pulldown is released and the pin floats, requiring an external pullup resistor for a high signal. A 10-k Ω pullup resistor is placed between the PGOOD pin and the BP3 rail.

8.1.2.7 ON/OFF Control (EN)

The EN signal is used to turn the power conversion function of the module ON and OFF. The EN signal is an active high signal; that is, the EN pin must be pulled high for power conversion to occur. The EN pin requires an external pullup resistor for a high signal. A $10-k\Omega$ pullup resistor is placed between the EN pin and the BP3 rail

8.1.3 Application Curves





9 Power Supply Recommendations

The TPSM846C24 device is designed to operate from an input voltage supply between 4.5 V and 15 V. This supply must be well regulated. These devices are not designed for split-rail operation. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the *Layout* section.

10 Layout

10.1 Layout Guidelines

Layout is critical for good power-supply design.
20 and 21 show top-side and bottom-side PCB-layout configuration for recommended component placement. Additional power, ground and signal layers are present in any PCB design. A list of PCB layout considerations using these devices is listed as follows:

- Place the input bypass capacitors as close as physically possible to the VIN and PGND pins. Additionally, a
 high-frequency bypass capacitor on the VIN pins can help reduce switching spikes. This capacitor can be
 placed on the bottom side of the PCB directly underneath the device to keep a minimum loop.
- The BP6 bypass capacitor carries a large switching current for the gate driver. Bypassing the BP6 pin to BP6_RTN with a low-impedance path is very critical to the stable operation of the TPSM846C24 device. Place the BP6 high-frequency bypass capacitor as close as possible to the device pins 48 and 49.
- The VINBP and BP3 pins also require good local bypassing. Place bypass capacitors as close as possible to the device pins and BP_RTN. Poor bypassing on the VINBP and BP3 pins can degrade the performance of the device.
- Place signal components as close as possible to the pins to which they are connected. These components include the feedback resistors and the RT resistor. Keep these components away from fast switching voltage and current paths. Terminate these components to AGND with a minimum return loop.
- Route the VS+ and VS- lines from the output capacitor bank at the load back to the device pins as a tightly coupled differential pair. These traces must be kept away from switching or noisy areas which can add differential-mode noise.
- Use caution when routing of the SYNC, VSHARE and ISHARE traces for parallel configurations. The SYNC trace carries a rail-to-rail signal and must be routed away from sensitive analog signals, including the VSHARE, ISHARE, RT, and FB signals. The VSHARE and ISHARE traces must also be kept away from fast switching voltages or currents formed by the VIN, PH, and BP6 pins.



10.2 Layout Example




图 20. PCB Top-side Layout Recommendation




图 21. PCB Bottom-side Layout Recommendation



10.3 Package Specifications

	TPSM846C24	VALUE	UNIT
Weight		3.92	grams
Flammability	Meets UL 94 V-O		
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, T _A = 40°C, ground benign	26.6	MHrs

10.4 EMI

The TPSM846C24 is compliant with EN55022 Class A radiated emissions.

図 22 to 図 25 show typical examples of radiated emissions plots for the TPSM846C24. The EMI plots were taken using an EVM with a resistive load and input power was provided using a lead acid battery. All graphs show plots of the antenna in the horizontal and vertical positions.




图 22. Radiated Emissions 12-V Input, 1.2-V Output, 35-A Load Vertical Antenna




图 23. Radiated Emissions 12-V Input, 1.2-V Output, 35-A Load Horizontal Antenna



EMI (接下页)




图 24. Radiated Emissions 5-V Input, 1.2-V Output, 35-A Load Vertical Antenna




图 25. Radiated Emissions 5-V Input, 1.2-V Output, 35-A Load Horizontal Antenna



10.5 Mounting and Thermal Profile Recommendation

Proper mounting technique adequately covers the exposed thermal pad with solder. Excessive heat during the reflow process can affect electrical performance.

26 shows the recommended reflow-oven thermal profile. Proper post-assembly cleaning is also critical to device performance. Refer to *Power Module MSL Ratings and Reflow Ratings* for more information.




图 26. Recommended Reflow-Oven Thermal Profile

表 5. Recommended Thermal Profile Parameters

	PARAMETER	MIN	TYP	MAX	UNIT
RAMP UP ANI	D RAMP DOWN			· ·	
r _{RAMP(up)}	Average ramp-up rate, T _{S(max)} to T _P			3	°C/s
r _{RAMP(down)}	Average ramp-down rate, T_P to $T_{S(max)}$			6	°C/s
PRE-HEAT					
T _S	Preheat temperature	150		200	°C
t _S	Preheat time, $T_{S(min)}$ to $T_{S(max)}$	60		120	s
REFLOW					
T _L	Liquidous temperature		217		°C
T _P	Peak temperature			260	°C
t _L	Time maintained above liquidous temperature, T _L	60		150	s
t _P	Time maintained within 5°C of peak temperature, T _P	20		30	s
t _{25P}	Total time from 25°C to peak temperature, T _P			480	s



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 使用 WEBENCH® 工具创建定制设计

请单击此处,借助 WEBENCH® 电源设计器并使用 TPSM846C24 器件创建定制设计方案。

- 1. 首先输入输入电压 (V_{IN}) 、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
- 2. 使用优化器拨盘优化该设计的关键参数,如效率、尺寸和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.6 术语表

SLYZ022 — TI 术语表。


这份术语表列出并解释术语、缩写和定义。




12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

12.1 Tape and Reel Information




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM846C24MOLR	QFM	MOL	59	350	330.0	32.4	15.35	16.35	6.1	24.0	32.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM846C24MOLR	QFM	MOL	59	350	383.0	353.0	58.0

www.ti.com 10-Nov-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPSM846C24MOLR	Active	Production	QFM (MOL) 59	350 LARGE T&R	Exempt	NIAU	Level-3-260C-168 HR	-40 to 105	TPSM846C24
TPSM846C24MOLR.A	Active	Production	QFM (MOL) 59	350 LARGE T&R	Exempt	NIAU	Level-3-260C-168 HR	-40 to 105	TPSM846C24
TPSM846C24MOLR.B	Active	Production	QFM (MOL) 59	350 LARGE T&R	-	Call TI	Call TI	-40 to 105	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Mar-2021


TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM846C24MOLR	QFM	MOL	59	350	330.0	32.4	15.35	16.35	6.1	24.0	32.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 10-Mar-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM846C24MOLR	QFM	MOL	59	350	383.0	353.0	58.0






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.







NOTES: (continued)

- 4. This package is designed to be soldered to the thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.







NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月