

# TPSM831D31 8V 至 14V 输入、0.25V 至 1.52V 双路输出、 120A + 40A PMBus™ 电源模块

## 1 特性

- 输入电压范围：8V 至 14V
- 双路输出：120A (三相) + 40A (一相)
- 输出电压范围：0.25 V 至 1.52 V
  - 可编程 (阶跃为 5mV)
  - 差分遥测
  - $\pm 0.5\%$  Vref 精度，具有遥测功能
- PMBus 接口
  - 可编程  $V_{OUT}$ 、UVLO、故障限制
  - VIN、VOUT、IOUT、温度遥测
  - 支持高达 1MHz 的总线速度
  - 片上非易失性配置存储器
- 超快瞬态响应
- 开关频率范围：350 kHz 至 700 kHz
- 15mm × 48mm 封装尺寸和 12mm 高度
- 效率高达 95%
- 双电源正常状态指示输出
- 过流、过压、过热保护
- IC 工作结温范围：-40°C 至 125°C
- 工作环境温度范围：-40°C 至 105°C

## 2 应用

- 具有双电源轨的高性能处理器/ASIC
- 网络处理器电源 (Broadcom®、Cavium®、Marvell®、NXP®)
- 高电流 FPGA 电源 (Intel®、Xilinx®)
- 高性能 ARM 处理器电源

## 3 说明


TPSM831D31 是一款 PMBus™ 控制型双输出四相电源模块，该电源模块将一个具有四个高效智能功率级的高性能 D-CAP+™ 控制器组合在一个坚固耐用的热增强型表面贴装封装中。用户提供输入和输出电容器以及一些无源组件即可完成系统。第一个输出是能够提供高达 120A 连续输出电流的三相功率级。第二个输出是能够提供高达 40A 输出电流的单相功率级。

PMBus 接口提供每个输出电压、UVLO、软启动、过流和热关断参数的转换器配置。该接口具有遥测支持功能，可报告实际输入电压、输出电压、输出电流和器件温度。该器件可报告输入和输出功率。该器件支持标准 PMBus 警告和故障功能。该器件支持高达 1MHz 的 PMBus 通信速度，具有 1.8V 或 3.3V 逻辑电平，详见 SMBus 规范 V3.0 第 4.3 节。该模块器件支持 PMBus 1.3 规范中的一部分命令。

### 器件信息

| 器件型号       | 封装 <sup>(1)</sup> | 封装尺寸 (标称值)        |
|------------|-------------------|-------------------|
| TPSM831D31 | QFM (28)          | 48.00mm × 15.00mm |

- (1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



简化版应用



## Table of Contents

|  |           |  |           |
|--|-----------|--|-----------|
| <b>1 特性</b> .....  | <b>1</b>  | 7.2 Functional Block Diagram.....                                    | <b>12</b> |
| <b>2 应用</b> .....  | <b>1</b>  | 7.3 Feature Description.....   | <b>13</b> |
| <b>3 说明</b> .....  | <b>1</b>  | 7.4 Device Functional Modes.....                                     | <b>17</b> |
| <b>4 Revision History</b> .....  | <b>2</b>  | 7.5 Programming.....   | <b>17</b> |
| <b>5 Pin Configuration and Functions</b> .....                         | <b>3</b>  | <b>8 Application and Implementation</b> .....                        | <b>72</b> |
| <b>6 Specifications</b> .....  | <b>5</b>  | 8.1 Application Information.....                                     | <b>72</b> |
| 6.1 Absolute Maximum Ratings .....                                     | <b>5</b>  | 8.2 Typical Application.....   | <b>72</b> |
| 6.2 ESD Ratings .....  | <b>5</b>  | <b>9 Power Supply Recommendations</b> .....                          | <b>78</b> |
| 6.3 Recommended Operating Conditions .....                             | <b>5</b>  | <b>10 Layout</b> .....   | <b>78</b> |
| 6.4 Thermal Information .....  | <b>6</b>  | 10.1 Layout Guidelines.....  | <b>78</b> |
| 6.5 Electrical Characteristics .....                                   | <b>6</b>  | 10.2 Layout Examples.....  | <b>80</b> |
| 6.6 References: DAC .....  | <b>8</b>  | <b>11 Device and Documentation Support</b> .....                     | <b>80</b> |
| 6.7 Telemetry .....  | <b>8</b>  | 11.1 接收文档更新通知.....   | <b>80</b> |
| 6.8 Current Sense and Calibration .....                                | <b>8</b>  | 11.2 支持资源.....   | <b>80</b> |
| 6.9 Logic Interface Pins: A_EN, A_PGOOD, B_EN,<br>B_PGOOD, RESET ..... | <b>9</b>  | 11.3 Trademarks.....   | <b>80</b> |
| 6.10 Protections: OVP and UVP .....                                    | <b>9</b>  | 11.4 静电放电警告.....   | <b>80</b> |
| 6.11 Typical Characteristics ( $V_{IN} = 12\text{ V}$ ).....           | <b>10</b> | 11.5 术语表.....  | <b>80</b> |
| <b>7 Detailed Description</b> .....                                    | <b>12</b> | <b>12 Mechanical, Packaging, and Orderable<br/>Information</b> ..... | <b>81</b> |
| 7.1 Overview.....  | <b>12</b> |  |           |

## 4 Revision History

| Changes from Revision * (August 2018) to Revision A (June 2021) | Page     |
|---|----------|
| • 将数据表状态从 预告信息 更改为 量产数据 .....                                   | <b>1</b> |
| • 更新了整个文档中的表格、图和交叉参考的编号格式.....                                  | <b>1</b> |

## 5 Pin Configuration and Functions




图 5-1. MOA Package, 28-Pin QFM (Top View)

表 5-1. Pin Functions

| PIN      |     | I/O <sup>(1)</sup> | DESCRIPTION  |
|----------|-----|--------------------|--|
| NAME     | NO. |                    |  |
| ADDR     | 23  | I                  | Connect a resistor from this pin to GND to set the desired PMBus address. Do not leave this pin floating. See PMBus ADDRESS section.                           |
| A_EN     | 10  | I                  | Active high enable input for VOUT_A. Asserting this pin high enables power conversion on the VOUT_A channel.   |
| A_PGGOOD | 9   | O                  | Open drain Power Good signal of the VOUT_A channel. This pin requires a pullup resistor. This pin is pulled low when a shutdown fault occurs.                  |
| AVSN     | 12  | I                  | Negative input of the remote voltage sense of channel A. Connect this pin to ground at the VOUT_A load for best voltage regulation. Do not let this pin float. |
| AVSP     | 11  | I                  | Positive input of the remote voltage sense of channel A. Connect this pin to VOUT_A at the load for best voltage regulation. Do not let this pin float.        |
| B_EN     | 21  | I                  | Active high enable input for VOUT_B. Asserting this pin high enables power conversion on the VOUT_B channel.   |
| B_PGGOOD | 22  | O                  | Open drain Power Good signal of the VOUT_B channel. This pin requires a pullup resistor. This pin is pulled low when a shutdown fault occurs.                  |
| BVSN     | 19  | I                  | Negative input of the remote voltage sense of channel B. Connect this pin to ground at the VOUT_B load for best voltage regulation. Do not let this pin float. |

表 5-1. Pin Functions (continued)

| PIN      |     | I/O <sup>(1)</sup> | DESCRIPTION   |
|----------|-----|--------------------|---|
| NAME     | NO. |                    |   |
| BVSP     | 20  | I                  | Positive input of the remote voltage sense of channel B. Connect this pin to VOUT_A at the load for best voltage regulation. Do not let this pin float.   |
| DNC      | 24  | —                  | Do not connect. This pin is connected to internal circuitry. Do not connect this pin to other signal or voltage source. Connecting the pin to GND is recommended.   |
| GND      | 1   | G                  | Power ground of the device. Connect pins 1, 3, 13, and 15 to the bypass caps associated with VIN. Connect pads 1, 3, 13, 15 to the PCB ground planes using multiple vias for optimal thermal performance. |
|          | 3   |                    |   |
|          | 13  |                    |   |
|          | 15  |                    |   |
|          | 25  |                    |   |
|          | 26  |                    |   |
| PMBCLK   | 6   | I                  | PMBus serial clock interface. (Open Drain)  |
| PMBDAT   | 5   | I/O                | PMBus bi-directional serial data interface. (Open Drain)  |
| PMBALERT | 7   | I/O                | PMBus bi-directional ALERT pin interface. (Open Drain)  |
| RESET    | 8   | I                  | Active low RESET input that resets the output voltage to its programmed BOOT voltage. This pin requires a pullup resistor.  |
| VIN      | 2   | I                  | Input voltage. These pins provide voltage to the power conversion stages of the module. Connect these pins to the PCB VIN planes using multiple vias for optimal thermal performance.                     |
|          | 4   |                    |   |
|          | 14  |                    |   |
|          | 16  |                    |   |
| VOUT_A   | 18  | O                  | Output voltage of channel A. Connect these pins to the output A load. Connect external bypass capacitors between these pins and GND pins 1, 3, and 13.  |
|          | 27  |                    |   |
|          | 28  |                    |   |
| VOUT_B   | 17  | O                  | Output voltage of channel B. Connect this pin to the output B load. Connect external bypass capacitors between this pin and GND pin 15.   |

(1) G = ground, I = input, O = output

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|  |  | MIN   | MAX | UNIT |
|--|--|-------|-----|------|
| Input voltage <sup>(2)</sup>                   | VIN  | – 0.3 | 19  | V    |
|  | ADDR, AVSP, BVSP, RESET, PMBCLK, PMBDAT                | – 0.3 | 3.6 | V    |
|  | AGND, AVSN, BVSN                                       | – 0.3 | 0.3 | V    |
| Output voltage <sup>(1) (2)</sup>              | VOUT_A, VOUT_B, A_PGOOD, B_PGOOD, PMBALERT             | – 0.3 | 3.6 | V    |
| Mechanical shock                               | Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted |       | 500 | G    |
| Mechanical vibration                           | Mil-STD-883D, Method 2007.2, 20 to 2000 Hz             |       | 10  | G    |
| Operating junction temperature, T <sub>J</sub> |  | – 40  | 150 | °C   |
| Storage temperature, T <sub>STG</sub>          |  | – 55  | 150 | °C   |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal GND unless otherwise noted.

### 6.2 ESD Ratings

|                    |                         | VALUE  | UNIT  |
|--------------------|-------------------------|--|-------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±2500 |
|                    |                         | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±1000 |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|   |             | MIN  | NOM  | MAX  | UNIT |
|---|-------------|------|------|------|------|
| VIN   |             | 8    | 12   | 14   | V    |
| VOUT_A, VOUT_B, AVSP, BVSP  |             | 0.25 |      | 1.52 | V    |
| IOUTA   |             | 0    |      | 120  | A    |
| IOUTB   |             | 0    |      | 40   | A    |
| PMBCLK, PMBDAT, RESET pullup, A_PGOOD pullup, B_PGOOD pullup, PMBALERT pullup |             |      | 3.3  | 3.5  | V    |
| Switching frequency   |             | 350  | 400  | 700  | kHz  |
| Operating junction temperature, T <sub>J</sub>                                |             | – 40 |      | 125  | °C   |
| Operating ambient temperature, T <sub>A</sub>                                 |             | – 40 |      | 105  | °C   |
| External input capacitance, C <sub>IN</sub>                                   | Ceramic     |      | 500  |      | μF   |
|   | Non-ceramic |      | 1000 |      | μF   |
| External output capacitance, C <sub>OUT_A</sub>                               | Ceramic     | 600  | 1200 |      | μF   |
|   | Non-ceramic | 2750 | 5500 |      | μF   |
| External output capacitance, C <sub>OUT_B</sub>                               | Ceramic     | 200  | 400  |      | μF   |
|   | Non-ceramic | 900  | 1800 |      | μF   |

## 6.4 Thermal Information

| THERMAL METRIC <sup>(4)</sup> |   |                    | TPSM831D31 | UNIT |
|-------------------------------|---|--------------------|------------|------|
|                               |   |                    | MOA (QFN)  |      |
|                               |   |                    | 28 PINS    |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance <sup>(1)</sup>       | Natural Convection | 5.5        | °C/W |
|                               |   | 200 LFM            | 3.4        | °C/W |
|                               |   | 400 LFM            | 2.8        | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter <sup>(2)</sup>   |                    | 0.3        | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter <sup>(3)</sup> |                    | 1.6        | °C/W |
| T <sub>SD</sub>               | Thermal shutdown temperature (default setting)              |                    | 135        | °C   |

- (1) The junction-to-ambient thermal resistance applies to devices soldered directly to a 100 mm x 150 mm, 8-layer PCB with 2 oz. copper.
- (2) The junction-to-top board characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> × P<sub>dis</sub> + T<sub>T</sub>; where P<sub>dis</sub> is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the inductor.
- (3) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> × P<sub>dis</sub> + T<sub>B</sub>; where P<sub>dis</sub> is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1 mm from the device.
- (4) For more information about thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Electrical Characteristics

T<sub>A</sub> = -40°C to +105°C, V<sub>IN</sub> = 12 V, V<sub>OUTA</sub> = V<sub>AVSP</sub> = 1 V, V<sub>OUTB</sub> = V<sub>BVSP</sub> = 1 V, V<sub>AVSN</sub> = V<sub>BVSN</sub> = 0V, I<sub>OUTA</sub> = I<sub>OUTB</sub> = 0 A, F<sub>SW</sub> = 400 kHz, C<sub>IN1</sub> = 24 × 22-μF, 25-V, 1210 ceramic, C<sub>IN2</sub> = 2 × 470 μF, electrolytic bulk, C<sub>OUTA1</sub> = 12 × 100 μF, 6.3-V, 1210 ceramic, C<sub>OUTA2</sub> = 12 × 470 μF, 6.3 V, C<sub>OUTB1</sub> = 4 × 100 μF, 6.3-V, 1210 ceramic, C<sub>OUTB2</sub> = 4 × 470 μF, 6.3-V polymer bulk. Minimum and maximum limits are specified through production test or design of the module/internal controller. Typical values represent the most likely parametric norm and are provided for reference only (unless otherwise noted).

| PARAMETER             |                                      | TEST CONDITIONS                                      | MIN   | TYP  | MAX   | UNIT |
|-----------------------|--------------------------------------|--|-------|------|-------|------|
| <b>INPUT VOLTAGE</b>  |                                      |  |       |      |       |      |
| V <sub>IN</sub>       | Input voltage range                  |  | 8     |      | 14    | V    |
| UVLO                  | V <sub>IN</sub> undervoltage lockout | V <sub>IN</sub> increasing (default setting)         |       | 7.25 |       | V    |
|                       |                                      | V <sub>IN</sub> decreasing (default setting)         |       | 6.5  |       | V    |
| I <sub>IN(STBY)</sub> | Input standby current                | A_EN = B_EN = GND                                    |       | 8    |       | mA   |
| <b>OUTPUT VOLTAGE</b> |                                      |  |       |      |       |      |
| V <sub>OUT_A</sub>    | Boot voltage                         | 5-mV DAC (default setting)                           | 0.492 | 0.5  | 0.508 | V    |
|                       | Programmable range                   | 5-mV DAC   | 0.25  |      | 1.52  | V    |
|                       | Programmable step size               | 5-mV DAC   |       | 5    |       | mV   |
|                       | Set-point voltage tolerance          | 5-mV DAC, 0.8 V ≤ V <sub>OUT</sub> ≤ 1 V             | -0.5% |      | 0.5%  |      |
|                       | Line regulation                      | 8 V ≤ V <sub>IN</sub> ≤ 14 V, I <sub>OUT</sub> = 0 A |       | 0.1% |       |      |
|                       | Load regulation                      | 0 A ≤ I <sub>OUT</sub> ≤ 120 A                       |       | 0.1% |       |      |
|                       | Output voltage ripple                | 20-MHz bandwidth, I <sub>OUT</sub> = 90 A            |       | 10   |       | mV   |
| V <sub>OUT_B</sub>    | Boot voltage                         | 5-mV DAC (default setting)                           | 0.492 | 0.5  | 0.508 | V    |
|                       | Programmable range                   | 5-mV DAC   | 0.25  |      | 1.52  | V    |
|                       | Programmable step size               | 5-mV DAC   |       | 5    |       | mV   |
|                       | Set-point voltage tolerance          | 5-mV DAC, 0.8 V ≤ V <sub>OUT</sub> ≤ 1 V             | -0.5% |      | 0.5%  |      |
|                       | Line regulation                      | 8 V ≤ V <sub>IN</sub> ≤ 14 V, I <sub>OUT</sub> = 0 A |       | 0.1% |       |      |
|                       | Load regulation                      | 0 A ≤ I <sub>OUT</sub> ≤ 120 A                       |       | 0.1% |       |      |
|                       | Output voltage ripple                | 20-MHz bandwidth, I <sub>OUT</sub> = 30 A            |       | 20   |       | mV   |

$T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{IN} = 12\text{ V}$ ,  $V_{OUTA} = V_{AVSP} = 1\text{ V}$ ,  $V_{OUTB} = V_{BVSP} = 1\text{ V}$ ,  $V_{AVSN} = V_{BVSN} = 0\text{ V}$ ,  $I_{OUTA} = I_{OUTB} = 0\text{ A}$ ,  $F_{SW} = 400\text{ kHz}$ ,  $C_{IN1} = 24 \times 22\text{-}\mu\text{F}$ , 25-V, 1210 ceramic,  $C_{IN2} = 2 \times 470\text{ }\mu\text{F}$ , electrolytic bulk,  $C_{OUTA1} = 12 \times 100\text{ }\mu\text{F}$ , 6.3-V, 1210 ceramic,  $C_{OUTA2} = 12 \times 470\text{ }\mu\text{F}$ , 6.3 V,  $C_{OUTB1} = 4 \times 100\text{ }\mu\text{F}$ , 6.3-V, 1210 ceramic,  $C_{OUTB2} = 4 \times 470\text{ }\mu\text{F}$ , 6.3-V polymer bulk. Minimum and maximum limits are specified through production test or design of the module/internal controller. Typical values represent the most likely parametric norm and are provided for reference only (unless otherwise noted).

| PARAMETER             |   | TEST CONDITIONS   | MIN  | TYP                  | MAX  | UNIT  |
|-----------------------|---|---|------|----------------------|------|-------|
| OUTPUT CURRENT        |   |   |      |                      |      |       |
| I <sub>OUT_A</sub>    | Output current                                    | Natural convection <sup>(2)</sup>   | 0    |                      | 120  | A     |
|                       | Overcurrent fault threshold                       | Factory default setting (150% of I <sub>OUT</sub> max)                            |      | 180                  |      | A     |
|                       | Per phase OCL level                               | (default setting)   |      | 54                   |      | A     |
|                       | Overcurrent warning threshold                     | Factory default setting (100% of I <sub>OUT</sub> max)                            |      | 120                  |      | A     |
| I <sub>OUT_B</sub>    | Output current                                    | Natural convection <sup>(2)</sup>   | 0    |                      | 40   | A     |
|                       | Overcurrent fault threshold                       | Factory default setting (150% of I <sub>OUT</sub> max)                            |      | 60                   |      | A     |
|                       | Per Phase OCL level                               | (default setting)   |      | 54                   |      | A     |
|                       | Overcurrent warning threshold                     | Factory default setting (100% of I <sub>OUT</sub> max)                            |      | 40                   |      | A     |
| PERFORMANCE           |   |   |      |                      |      |       |
|                       | Efficiency <sup>(1)</sup>                         | I <sub>OUT_A</sub> = 90 A, V <sub>OUT_B</sub> disabled                            |      | 92%                  |      |       |
|                       |   | I <sub>OUT_B</sub> = 30 A, V <sub>OUT_A</sub> = disabled                          |      | 92%                  |      |       |
| TIMING                |   |   |      |                      |      |       |
| t <sub>STARTUPA</sub> | VOUTA start-up time                               | V <sub>BOOT</sub> > 0 V, no faults, TON_DELAY = 0xB1EC (PAGE 0) (default setting) | 0.38 | 0.48                 | 0.58 | ms    |
| t <sub>STARTUPB</sub> | VOUTB start-up time                               | V <sub>BOOT</sub> > 0 V, no faults, TON_DELAY = 0xB396 (PAGE 1) (default setting) | 0.8  | 0.9                  | 1    | ms    |
| t <sub>VCCVID</sub>   | VID change to VSP change                          | ACK of SetVID_x command to start of voltage ramp                                  |      |                      | 500  | ns    |
| t <sub>ON_BLANK</sub> | Rising-edge blanking time <sup>(3)</sup>          | MFR_SPEC_09<8:6> = 110b (default setting)   | 53   | 72                   | 92   | ns    |
| SL <sub>SET</sub>     | Slew rate setting <sup>(3)</sup>                  | VOUT_TRANSITION_RATE = 0xE028 (default setting)                                   |      | 2.5                  |      | mV/μs |
| SL <sub>SS</sub>      | AVSP and BVSP slew rate soft-start <sup>(3)</sup> | MFR_SPEC_13<8> = 0b (default setting)   |      | SL <sub>SET</sub> /4 |      | mV/μs |
| SWITCHING FREQUENCY   |   |   |      |                      |      |       |
| f <sub>SW</sub>       | Switching frequency                               | FREQUENCY_SWITCH = 0x0190 (VOUTA default setting)                                 | 360  | 400                  | 440  | kHz   |
|                       |   | FREQUENCY_SWITCH = 0x01C2 (VOUTB default setting)                                 | 405  | 450                  | 495  | kHz   |
|                       | Range <sup>(3)</sup>                              |   | 350  |                      | 700  | kHz   |

(1) Phase shedding disabled.

(2) See SOA graph for derating over temperature.

(3) Applies to both VOUTA and VOUTB.

## 6.6 References: DAC

Over recommended operating conditions. Minimum, typical and maximum values are specified through production test or design of the internal controller (unless otherwise noted)

| PARAMETER              | TEST CONDITIONS                            | MIN  | TYP | MAX | UNIT                 |
|------------------------|--|--|-----|-----|----------------------|
| V <sub>VIDSTP</sub>    | VID step size <sup>(1)</sup>               | 5 mV DAC: Change VID0 HI to LO to HI                     |     |     | mV                   |
| K <sub>RATIO</sub>     | Voltage divider ratio <sup>(1)</sup>       | VOUT_SCALE_LOOP = 0xe808,<br>VOUT_SCALE_MONITOR = 0xe808 |     |     | 1.000                |
| V <sub>OUT_TRIML</sub> | V <sub>OUT</sub> offset LSB <sup>(1)</sup> | MFR_SPECIFIC_05 = 0x01                                   |     |     | 0 1.25 2.5 mV        |
| V <sub>OUT_TRIMR</sub> | V <sub>OUT</sub> offset range              | MFR_SPECIFIC_05 = 0x1F                                   |     |     | 37.5 38.75 40        |
|                        |  | MFR_SPECIFIC_05 = 0xA0                                   |     |     | - 43.25 - 40 - 37.75 |
|                        |  | MFR_SPECIFIC_05 = 0x5F                                   |     |     | 56.25 58.75 61.25    |
|                        |  | MFR_SPECIFIC_05 = 0xE0                                   |     |     | - 63 - 60 - 57       |

(1) Applies to both VOUTA and VOUTB.

## 6.7 Telemetry

Over recommended operating conditions. Minimum, typical and maximum values are specified through production test or by design of the module/internal controller (unless otherwise noted)

| PARAMETER              | TEST CONDITIONS                                      | MIN   | TYP | MAX | UNIT       |
|------------------------|--|---|-----|-----|------------|
| V <sub>READ_VOUT</sub> | MFR_READ_VOUT accuracy                               | 5-mV DAC : 0.25 V ≤ V <sub>VSP</sub> ≤ 1.52 V |     |     | - 12 12 mV |
| V <sub>READ_VIN</sub>  | READ_VIN accuracy                                    | 8 V ≤ V <sub>IN</sub> ≤ 14 V                  |     |     | ±2.25%     |
| I <sub>MON_ACC_A</sub> | Digital current monitor accuracy, Rail A (READ_IOUT) | I <sub>OUT</sub> = 120 A                      |     |     | ±3%        |
| I <sub>MON_ACC_B</sub> | Digital current monitor accuracy, Rail B (READ_IOUT) | I <sub>OUT</sub> = 40 A                       |     |     | ±3%        |
| Temp                   | READ_TEMP1   | - 40°C ≤ TSEN ≤ 150°C                         |     |     | - 2 0 2 °C |

## 6.8 Current Sense and Calibration

Over recommended operating conditions. Typical values are specified through production test or design of the internal controller (unless otherwise noted)

| PARAMETER                 | TEST CONDITIONS                                      | MIN                                    | TYP | MAX | UNIT       |
|---------------------------|--|--|-----|-----|------------|
| I <sub>MON_CAL_OF1</sub>  | Current monitor calibration offset LSB (per-phase)   | IOUT_CAL_OFFSET resolution (per-phase) |     |     | 0.125 A    |
| I <sub>MON_CAL_OF2</sub>  | Current monitor calibration offset range (per-phase) | IOUT_CAL_OFFSET = 0xE808 (per-phase)   |     |     | 1 A        |
|                           |  | IOUT_CAL_OFFSET = 0xEFF9 (per-phase)   |     |     | - 0.875 A  |
| I <sub>MON_CAL_OF3</sub>  | Current monitor calibration offset LSB (total)       | IOUT_CAL_OFFSET resolution (total)     |     |     | 0.25 A     |
| I <sub>MON_CAL_OF4</sub>  | Current monitor calibration offset range (total)     | IOUT_CAL_OFFSET = 0xE820 (total)       |     |     | 4 A        |
|                           |  | IOUT_CAL_OFFSET = 0xEFE2 (total)       |     |     | - 3.75 A   |
| I <sub>MON_CAL_LSB</sub>  | Current monitor calibration gain LSB                 | IOUT_CAL_GAIN resolution               |     |     | 0.3125%    |
| I <sub>MON_CAL_GAIN</sub> | Current monitor calibration gain range               | IOUT_CAL_GAIN = 0xD131                 |     |     | 4.7656 m Ω |
|                           |  | IOUT_CAL_GAIN = 0xD150                 |     |     | 5.25 m Ω   |



## 6.9 Logic Interface Pins: A\_EN, A\_PGOOD, B\_EN, B\_PGOOD, RESET

Over recommended operating conditions. Minimum, typical and maximum values are specified through production test or design of the internal controller (unless otherwise noted)

| PARAMETER              | TEST CONDITIONS                          | MIN   | TYP  | MAX  | UNIT |
|------------------------|--|-------|------|------|------|
| R <sub>RPDDL</sub>     | Open-drain pulldown resistance           |       | 36   | 50   | Ω    |
| I <sub>VRTTLK</sub>    | Open-drain leakage current               | – 2   | 0.2  | 2    | μA   |
| V <sub>AENL</sub>      | Channel A ENABLE logic low               |       |      | 0.7  | V    |
| V <sub>AENH</sub>      | Channel A ENABLE logic high              | 0.8   |      |      | V    |
| V <sub>AENHYS</sub>    | Channel A ENABLE hysteresis              | 0.028 | 0.05 | 0.07 | V    |
| t <sub>AENDIG</sub>    | Channel A ENABLE deglitch <sup>(1)</sup> | 0.2   |      |      | μs   |
| I <sub>AENH</sub>      | Channel A I/O 1.1-V leakage              |       |      | 25   | μA   |
| V <sub>BENL</sub>      | Channel B ENABLE logic low               |       |      | 0.7  | V    |
| V <sub>BENH</sub>      | Channel B ENABLE logic high              | 0.8   |      |      | V    |
| V <sub>BENHYS</sub>    | Channel B ENABLE hysteresis              | 0.028 | 0.05 | 0.07 | V    |
| t <sub>BENDIG</sub>    | Channel B ENABLE deglitch <sup>(1)</sup> | 0.2   |      |      | μs   |
| t <sub>AENVRRDYF</sub> | Channel A ENABLE low to A_PGOOD low      |       |      | 1.5  | μs   |
| I <sub>BENH</sub>      | Channel B I/O 1.1-V leakage              |       |      | 25   | μA   |
| V <sub>RSTL</sub>      | RESET logic low                          |       |      | 0.8  | V    |
| V <sub>RSTH</sub>      | RESET logic high <sup>(1)</sup>          | 1.09  |      |      | V    |
| t <sub>RSTTDL</sub>    | RESET delay time                         |       | 1    |      | μs   |

(1) Specified by design. Not production tested.

## 6.10 Protections: OVP and UVP

Over recommended operating conditions. Minimum, typical and maximum values are specified through production test or design of the internal controller (unless otherwise noted)

| PARAMETER             |  | TEST CONDITIONS   | MIN  | TYP  | MAX  | UNIT |
|-----------------------|--|---|------|------|------|------|
| V <sub>RDYH5</sub>    | Tracking OVP   | Measured at the VSP pin wrt VID code. Device latches OFF.                   | 330  |      | 400  | mV   |
| V <sub>RDYH0</sub>    |  | Measured at the VSP pin wrt VID code. Device latches OFF.                   | 140  |      | 200  | mV   |
| t <sub>RDYDGLTO</sub> | VR_RDY deglitch time                                   | See <sup>(1)</sup>  |      |      | 2.5  | μs   |
| t <sub>RDYDGLTU</sub> | VR_RDY deglitch time                                   | f <sub>SW</sub> = 500 kHz   |      | 4    |      | μs   |
| V <sub>RDYL</sub>     | Undervoltage protection <sup>(2)</sup>                 | (V <sub>VSP</sub> + V <sub>DROOP</sub> ) with respect to VID                | 370  | 400  | 430  | mV   |
| V <sub>OVP A</sub>    | Fixed overvoltage protection, channel A <sup>(2)</sup> | V <sub>AVSP</sub> > V <sub>OVP</sub> for 1 μs, ENABLE = HI or LO, PWM to LO | 2.75 | 2.75 | 2.86 | V    |
| V <sub>OVP B</sub>    | Fixed overvoltage protection, channel B <sup>(2)</sup> | V <sub>BVSP</sub> > V <sub>OVP</sub> for 1 μs, ENABLE = HI or LO, PWM to LO | 1.85 | 1.9  | 1.95 | V    |

(1) Time from VSP out of 200-mV or 400-mV VDAC boundary to VR\_RDY low.

(2) Can be programmed with different configurations.

## 6.11 Typical Characteristics ( $V_{IN} = 12\text{ V}$ )




图 6-1. VOUTA Efficiency




图 6-2. VOUTB Efficiency




图 6-3. VOUTA Power Dissipation




图 6-4. VOUTB Power Dissipation




图 6-5. VOUTA Load Regulation






图 6-6. VOUTB Load Regulation



$V_{IN} = 12\text{ V}$   $V_{OUTA} = V_{OUTB} = 1.0\text{ V}$   
 $F_{SW} = 400\text{ kHz}$  All phases evenly loaded

图 6-7. Thermal Safe Operating Area



$V_{IN} = 12\text{ V}$   $V_{OUTA} = V_{OUTB} = 0.8\text{ V}$   
 $F_{SW} = 400\text{ kHz}$  All phases evenly loaded


图 6-8. Thermal Safe Operating Area

## 7 Detailed Description

### 7.1 Overview

The TPSM831D31 is a PMBus-controlled, dual output 4-phase power module. Both outputs have a programmable output voltage range of 0.25 V to 1.52 V. The first output is configured as a 3-phase power stage that can deliver up to 120 A of output current. The second output is a single phase power stage that can deliver up to 40 A of output current

### 7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 DCAP+ Control

For high current applications, D-CAP+ control architecture, combines the benefits of D-CAP constant on-time control with those of multiphase converters. D-CAP+ control ensures that inductor currents of individual phases are fed back so the system has accurate droop control and good current-sharing performance as well an error amplifier is utilized to improve DC accuracy over load and line.

图 7-1 illustrates the operational waveforms of D-CAP+ control architecture with 3 phases in steady state. By using the adaptive on-time control concept, a pseudo fixed switching frequency of SW\_CLK is generated by comparing the summed inductor currents, ISUM, and the error amplifier output, EA, signal. By distributing the switching signal to different phases, all phases can be perfectly interleaved in steady state. During load transients, the switching frequency is varied to improve the transient performance as shown in 图 7-2. Variable switching frequencies of different phases can be observed.

One important feature of a multiphase converter is the capability to dynamically add or drop the number of operational phases based on load conditions. The goal is to optimize efficiency while maintaining good load transient performance.




图 7-1. 3-Phase Steady State Switching




图 7-2. 3-Phase Transient Operation

### 7.3.2 Setting the Load-Line (DROOP)




图 7-3. Load Line

The loadline can be set with VOUT\_DROOP register via PMBus. The programmable range for channel A is between 0 mΩ and 3.125 mΩ with 64 options, and the range for channel B is between 0 mΩ and 0.875 mΩ with 16 options to fulfill the requirements for different applications. See 表 7-27 for the DC load line settings.

### 7.3.3 Start-Up Timing

The start-up time is the time from when a start condition is received (as programmed by the ON\_OFF\_CONFIG command) until the output voltage starts to rise. The start-up time for both outputs can be programmed using the TON\_DELAY command as shown in 表 7-1.

表 7-1. Start-Up Time

|                    | START-UP TIME (ms) <sup>(1)</sup> |         |       |
|--------------------|-----------------------------------|---------|-------|
|                    | MIN                               | TYP     | MAX   |
| TON_DELAY = 0xB1EC | 0.38                              | 0.48    | 0.58  |
| TON_DELAY = 0xB396 | 0.8                               | 0.9     | 1     |
| TON_DELAY = 0xBAD1 | 1.308                             | 1.408   | 1.508 |
| TON_DELAY = 0xC26E | 2.28                              | 2.432   | 2.584 |
| TON_DELAY = others |                                   | Invalid |       |

(1) Channel A (PAGE 0); Channel B (PAGE 1)

### 7.3.4 Load Transitions

The TPSM831D31 achieves fast load transient performance using the inherent variable switching frequency characteristics. When there is a sudden load increase, the output voltage rapidly drops, which forces the PWM pulses to switch sooner and more frequently which causes the inductor current to rapidly increase. As the inductor current reaches the new load current, the device reaches a steady-state operating condition and the PWM switching resumes the steady-state frequency.

When there is a sudden load release, the output voltage rapidly rises, which forces the PWM pulses to be delayed until the inductor current reaches the new load current. At that point, the switching resumes and steady-state switching continues.

### 7.3.5 Switching Frequency

The TPSM831D31 switching frequency can be selected from several values between 350 kHz to 700 kHz as shown in 表 7-2. The FREQUENCY\_SWITCH command is used to select the desired switching frequency.

**表 7-2. Switching Frequency Select**

| FREQUENCY<br>SELECT (kHz) | COMMAND  |
|---------------------------|--|
| 350                       | FREQUENCY_SWITCH = 0x015E                                    |
| 400                       | FREQUENCY_SWITCH = 0x0190<br>(VOUTA factory default setting) |
| 450                       | FREQUENCY_SWITCH = 0x01C2<br>(VOUTB factory default setting) |
| 500                       | FREQUENCY_SWITCH = 0x01F4                                    |
| 550                       | FREQUENCY_SWITCH = 0x0226                                    |
| 600                       | FREQUENCY_SWITCH = 0x0258                                    |
| 650                       | FREQUENCY_SWITCH = 0x028A                                    |
| 700                       | FREQUENCY_SWITCH = 0x02BC                                    |

### 7.3.6 RESET Function

During adaptive voltage scaling (AVS) operation, the voltage may become falsely adjusted to be out of ASIC operating range. The RESET function returns the voltage to the VBOOT voltage. When the voltage is out of ASIC operating range, the ASIC issues a RESET signal to the TPSM831D31 device. The device senses this signal and after a delay of greater than 1  $\mu$ s, it sets an internal RESET\_FAULT signal and sets VOUT\_COMMAND to VBOOT. The device pulls the output voltage to the VBOOT level with the slew rate set by VOUT\_TRANSITION\_RATE command.

When the RESET pin signal goes high, the internal RESET\_FAULT signal goes low.

**表 7-3. VBOOT**

| BOOT VOLTAGE SETTING (5-mV DAC) | BOOT VOLTAGE (V) |
|---------------------------------|------------------|
| MFR_SPEC_11<7:0> = 00h          | 0.000            |
| MFR_SPEC_11<7:0> = 33h          | 0.500            |
| MFR_SPEC_11<7:0> = 83h          | 0.900            |
| MFR_SPEC_11<7:0> = 97h          | 1.000            |
| MFR_SPEC_11<7:0> = BFh          | 1.200            |

### 7.3.7 VID Table

The DAC voltage VD<sub>DAC</sub> can be changed via PMBus according to 表 7-4.

表 7-4. VID Table (5 mV DAC)

| VID Hex<br>VALUE | DAC<br>STEP | VID Hex<br>VALUE | DAC<br>STEP | VID Hex<br>VALUE | DAC<br>STEP | VID Hex<br>VALUE | DAC<br>STEP | VID Hex<br>VALUE | DAC<br>STEP | VID Hex<br>VALUE | DAC<br>STEP |
|------------------|-------------|------------------|-------------|------------------|-------------|------------------|-------------|------------------|-------------|------------------|-------------|
| 00               | 0.000       | 2B               | 0.460       | 56               | 0.675       | 81               | 0.890       | AC               | 1.105       | D7               | 1.320       |
| 01               | 0.250       | 2C               | 0.465       | 57               | 0.680       | 82               | 0.895       | AD               | 1.110       | D8               | 1.325       |
| 02               | 0.255       | 2D               | 0.470       | 58               | 0.685       | 83               | 0.900       | AE               | 1.115       | D9               | 1.330       |
| 03               | 0.260       | 2E               | 0.475       | 59               | 0.690       | 84               | 0.905       | AF               | 1.120       | DA               | 1.335       |
| 04               | 0.265       | 2F               | 0.480       | 5A               | 0.695       | 85               | 0.910       | B0               | 1.125       | DB               | 1.340       |
| 05               | 0.270       | 30               | 0.485       | 5B               | 0.700       | 86               | 0.915       | B1               | 1.130       | DC               | 1.345       |
| 06               | 0.275       | 31               | 0.490       | 5C               | 0.705       | 87               | 0.920       | B2               | 1.135       | DD               | 1.350       |
| 07               | 0.280       | 32               | 0.495       | 5D               | 0.710       | 88               | 0.925       | B3               | 1.140       | DE               | 1.355       |
| 08               | 0.285       | 33               | 0.500       | 5E               | 0.715       | 89               | 0.930       | B4               | 1.145       | DF               | 1.360       |
| 09               | 0.290       | 34               | 0.505       | 5F               | 0.720       | 8A               | 0.935       | B5               | 1.150       | E0               | 1.365       |
| 0A               | 0.295       | 35               | 0.510       | 60               | 0.725       | 8B               | 0.940       | B6               | 1.155       | E1               | 1.370       |
| 0B               | 0.300       | 36               | 0.515       | 61               | 0.730       | 8C               | 0.945       | B7               | 1.160       | E2               | 1.375       |
| 0C               | 0.305       | 37               | 0.520       | 62               | 0.735       | 8D               | 0.950       | B8               | 1.165       | E3               | 1.380       |
| 0D               | 0.310       | 38               | 0.525       | 63               | 0.740       | 8E               | 0.955       | B9               | 1.170       | E4               | 1.385       |
| 0E               | 0.315       | 39               | 0.530       | 64               | 0.745       | 8F               | 0.960       | BA               | 1.175       | E5               | 1.390       |
| 0F               | 0.320       | 3A               | 0.535       | 65               | 0.750       | 90               | 0.965       | BB               | 1.180       | E6               | 1.395       |
| 10               | 0.325       | 3B               | 0.540       | 66               | 0.755       | 91               | 0.970       | BC               | 1.185       | E7               | 1.400       |
| 11               | 0.330       | 3C               | 0.545       | 67               | 0.760       | 92               | 0.975       | BD               | 1.190       | E8               | 1.405       |
| 12               | 0.335       | 3D               | 0.550       | 68               | 0.765       | 93               | 0.980       | BE               | 1.195       | E9               | 1.410       |
| 13               | 0.340       | 3E               | 0.555       | 69               | 0.770       | 94               | 0.985       | BF               | 1.200       | EA               | 1.415       |
| 14               | 0.345       | 3F               | 0.560       | 6A               | 0.775       | 95               | 0.990       | C0               | 1.205       | EB               | 1.420       |
| 15               | 0.350       | 40               | 0.565       | 6B               | 0.780       | 96               | 0.995       | C1               | 1.210       | EC               | 1.425       |
| 16               | 0.355       | 41               | 0.570       | 6C               | 0.785       | 97               | 1.000       | C2               | 1.215       | ED               | 1.430       |
| 17               | 0.360       | 42               | 0.575       | 6D               | 0.790       | 98               | 1.005       | C3               | 1.220       | EE               | 1.435       |
| 18               | 0.365       | 43               | 0.580       | 6E               | 0.795       | 99               | 1.010       | C4               | 1.225       | EF               | 1.440       |
| 19               | 0.370       | 44               | 0.585       | 6F               | 0.800       | 9A               | 1.015       | C5               | 1.230       | F0               | 1.445       |
| 1A               | 0.375       | 45               | 0.590       | 70               | 0.805       | 9B               | 1.020       | C6               | 1.235       | F1               | 1.450       |
| 1B               | 0.380       | 46               | 0.595       | 71               | 0.810       | 9C               | 1.025       | C7               | 1.240       | F2               | 1.455       |
| 1C               | 0.385       | 47               | 0.600       | 72               | 0.815       | 9D               | 1.030       | C8               | 1.245       | F3               | 1.460       |
| 1D               | 0.390       | 48               | 0.605       | 73               | 0.820       | 9E               | 1.035       | C9               | 1.250       | F4               | 1.465       |
| 1E               | 0.395       | 49               | 0.610       | 74               | 0.825       | 9F               | 1.040       | CA               | 1.255       | F5               | 1.470       |
| 1F               | 0.400       | 4A               | 0.615       | 75               | 0.830       | A0               | 1.045       | CB               | 1.260       | F6               | 1.475       |
| 20               | 0.405       | 4B               | 0.620       | 76               | 0.835       | A1               | 1.050       | CC               | 1.265       | F7               | 1.480       |
| 21               | 0.410       | 4C               | 0.625       | 77               | 0.840       | A2               | 1.055       | CD               | 1.270       | F8               | 1.485       |
| 22               | 0.415       | 4D               | 0.630       | 78               | 0.845       | A3               | 1.060       | CE               | 1.275       | F9               | 1.490       |
| 23               | 0.420       | 4E               | 0.635       | 79               | 0.850       | A4               | 1.065       | CF               | 1.280       | FA               | 1.495       |
| 24               | 0.425       | 4F               | 0.640       | 7A               | 0.855       | A5               | 1.070       | D0               | 1.285       | FB               | 1.500       |
| 25               | 0.430       | 50               | 0.645       | 7B               | 0.860       | A6               | 1.075       | D1               | 1.290       | FC               | 1.505       |
| 26               | 0.435       | 51               | 0.650       | 7C               | 0.865       | A7               | 1.080       | D2               | 1.295       | FD               | 1.510       |
| 27               | 0.440       | 52               | 0.655       | 7D               | 0.870       | A8               | 1.085       | D3               | 1.300       | FE               | 1.515       |
| 28               | 0.445       | 53               | 0.660       | 7E               | 0.875       | A9               | 1.090       | D4               | 1.305       | FF               | 1.520       |
| 29               | 0.450       | 54               | 0.665       | 7F               | 0.880       | AA               | 1.095       | D5               | 1.310       |                  |             |



表 7-4. VID Table (5 mV DAC) (continued)

| VID Hex VALUE | DAC STEP | VID Hex VALUE | DAC STEP | VID Hex VALUE | DAC STEP | VID Hex VALUE | DAC STEP | VID Hex VALUE | DAC STEP | VID Hex VALUE | DAC STEP |
|---------------|----------|---------------|----------|---------------|----------|---------------|----------|---------------|----------|---------------|----------|
| 2A            | 0.455    | 55            | 0.670    | 80            | 0.885    | AB            | 1.100    | D6            | 1.315    |               |          |

## 7.4 Device Functional Modes

### 7.4.1 Continuous Conduction Mode

The TPSM831D31 device operates in continuous conduction mode (CCM) at a fixed frequency. As programmed from the factory, phase shedding is disabled and can be enabled with a PMBus command. To begin power conversion, the EN signal and/or OPERATION command must be asserted high. Following a fault that stops power conversion, the enable control must be pulled low and then re-asserted high to resume power conversion.

### 7.4.2 Operation With EN Signal Control

According to a bit value in the ON\_OFF\_CONFIG register, the TPSM831D31 device can be commanded to use the EN pin to enable or disable power conversion, regardless of the state of the OPERATION command. The TPSM831D31 is factory programmed to use the EN pin only. When the EN pin is pulled low, power conversion stops immediately without first waiting for a turn-off delay or actively ramping down the output voltage.

### 7.4.3 Operation With OPERATION Control

According to a bit value in the ON\_OFF\_CONFIG register, the TPSM831D31 device can be commanded to use the OPERATION command to enable or disable conversion, regardless of the state of the EN signal.

### 7.4.4 Operation With EN and OPERATION Control

According to a bit value in the ON\_OFF\_CONFIG register, the TPSM831D31 device can be commanded to require both the assertion of the EN pin, and the OPERATION command to enable or disable conversion.

## 7.5 Programming

### 7.5.1 PMBus Connections

The TPSM831D31 device can support either 100-kHz class, 400-kHz class or 1-MHz class operation, with 1.8-V or 3.3-V logic levels. Connection for the PMBus interface should follow the DC specifications given in *Section 4.3 of the [System Management Bus \(SMBus\) Specification V3.0](#)*. The complete SMBus specification is available from the SMBus website, [smbus.org](http://smbus.org).

### 7.5.2 PMBus Address Selection

The PMBus slave address is set by the voltage on the ADDR pin and is selected with a resistor from the ADDR pin to GND. Refer to [表 7-5](#).

Note that TPSM831D31 uses 7 bit addressing, per the SMBus specification. Users communicating to the device using generic I<sup>2</sup>C drivers should be aware that these 7 bits occupy the most significant bits of the first byte in each transaction, with the least significant bit being the data direction bit (0 for write operations, 1 for read operations). That is, for read transactions, the address byte is A<sub>6</sub>A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>1 and for write operations the address byte is A<sub>6</sub>A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>0. Refer to the SMBus specification for more information.

表 7-5. PMBus Slave Address Selection

| V <sub>ADDR</sub> (V) | PMBus Address (7 bit binary)<br>A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> | PMBus Address (7 bit decimal) | R <sub>ADDR</sub> (kΩ) | I <sup>2</sup> C Address Byte (Write Operation) | I <sup>2</sup> C Address Byte (Read Operation) |
|-----------------------|--|-------------------------------|------------------------|---|--|
| ≤ 0.039 V             | 1011000b   | 88d                           | 0                      | B0h   | B1h  |
| 0.073 V ± 15 mV       | 1011001b   | 89d                           | 0.453                  | B2h   | B3h  |
| 0.122 V ± 15 mV       | 1011010b   | 90d                           | 0.768                  | B4h   | B5h  |
| 0.171 V ± 15 mV       | 1011011b   | 91d                           | 1.13                   | B6h   | B7h  |
| 0.219 V ± 15 mV       | 1011100b   | 92d                           | 1.47                   | B8h   | B9h  |
| 0.268 V ± 15 mV       | 1011101b   | 93d                           | 1.87                   | BAh   | BBh  |

表 7-5. PMBus Slave Address Selection (continued)

| V <sub>ADDR</sub> (V) | PMBus Address<br>(7 bit binary)<br>A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> | PMBus Address<br>(7 bit decimal) | R <sub>ADDRL</sub> (k $\Omega$ ) | I <sup>2</sup> C Address Byte<br>(Write Operation) | I <sup>2</sup> C Address Byte<br>(Read Operation) |
|-----------------------|---|----------------------------------|----------------------------------|--|---|
| 0.317 V $\pm$ 15 mV   | 1011110b  | 94d                              | 2.32                             | BCh  | BDh   |
| 0.366 V $\pm$ 15 mV   | 1011111b  | 95d                              | 2.74                             | BEh  | BFh   |
| 0.415 V $\pm$ 15 mV   | 1100000b  | 96d                              | 3.24                             | C0h  | C1h   |
| 0.464 V $\pm$ 15 mV   | 1100001b  | 97d                              | 3.74                             | C2h  | C3h   |
| 0.513 V $\pm$ 15 mV   | 1100010b  | 98d                              | 4.32                             | C4h  | C5h   |
| 0.562 V $\pm$ 15 mV   | 1100011b  | 99d                              | 4.99                             | C6h  | C7h   |
| 0.610 V $\pm$ 15 mV   | 1100100b  | 100d                             | 5.62                             | C8h  | C9h   |
| 0.660 V $\pm$ 15 mV   | 1100101b  | 101d                             | 6.34                             | CAh  | CBh   |
| 0.708 V $\pm$ 15 mV   | 1100110b  | 102d                             | 7.15                             | CCh  | CDh   |
| 0.757 V $\pm$ 15 mV   | 1100111b  | 103d                             | 8.06                             | CEh  | CFh   |
| 0.806 V $\pm$ 15 mV   | 1101000b  | 104d                             | 9.09                             | D0h  | D1h   |
| 0.854 V $\pm$ 15 mV   | 1101001b  | 105d                             | 10.0                             | D2h  | D3h   |
| 0.903 V $\pm$ 15 mV   | 1101010b  | 106d                             | 11.3                             | D4h  | D5h   |
| 0.952 V $\pm$ 15 mV   | 1101011b  | 107d                             | 12.7                             | D6h  | D7h   |
| 1.000 V $\pm$ 15 mV   | 1101100b  | 108d                             | 14.3                             | D8h  | D9h   |
| 1.050 V $\pm$ 15 mV   | 1101101b  | 109d                             | 16.2                             | DAh  | DBh   |
| 1.098 V $\pm$ 15 mV   | 1101110b  | 110d                             | 18.2                             | DCh  | DDh   |
| 1.147 V $\pm$ 15 mV   | 1101111b  | 111d                             | 20.5                             | DEh  | DFh   |
| 1.196 V $\pm$ 15 mV   | 1110000b  | 112d                             | 23.7                             | E0h  | E1h   |
| 1.245 V $\pm$ 15 mV   | 1110001b  | 113d                             | 27.4                             | E2h  | E3h   |
| 1.294 V $\pm$ 15 mV   | 1110010b  | 114d                             | 31.6                             | E4h  | E5h   |
| 1.343 V $\pm$ 15 mV   | 1110011b  | 115d                             | 37.4                             | E6h  | E7h   |
| 1.392 V $\pm$ 15 mV   | 1110100b  | 116d                             | 45.3                             | E8h  | E9h   |
| 1.440 V $\pm$ 15 mV   | 1110101b  | 117d                             | 54.9                             | EAh  | EBh   |
| 1.489 V $\pm$ 15 mV   | 1110110b  | 118d                             | 69.8                             | ECh  | EDh   |
| 1.540 V $\pm$ 15 mV   | 1110111b  | 119d                             | 95.3                             | EEh  | EFh   |

### 7.5.3 Supported Commands

The table below summarizes the PMBus commands supported by the TPSM831D31. Only selected commands, which are most commonly used during device configuration and usage are reproduced in this document. For a full set of register maps, refer to the accompanying [Technical Reference Manual](#) for the controller (TPS53681) used internal to this device.

| CMD | COMMAND NAME                        | DESCRIPTION  | R/W,<br>NVM      | DEFAULT<br>BEHAVIOR                                | DEFAULT VALUE   |                 |
|-----|-------------------------------------|--|------------------|--|-----------------|-----------------|
|     |                                     |  |                  |  | Ch. A<br>PAGE 0 | Ch. B<br>PAGE 1 |
| 00h | PAGE                                | Selects which channel subsequent PMBus commands address  | RW               | All commands address Channel A                     | N/A             |                 |
| 01h | OPERATION                           | Enable or disable each channel, enter or exit margin.  | RW               | Conversion disabled. Margin None.                  | 00h             | 00h             |
| 02h | ON_OFF_CONFIG                       | Configure the combination of OPERATION, and enable pin required to enable power conversion for each channel.         | RW,<br>NVM       | AVR_EN/BEN pins only.                              | 17h             | 17h             |
| 03h | CLEAR_FAULT                         | Clears all fault status registers to 00h and releases PMB_ALERT  | W                | Write-only   | N/A             |                 |
| 04h | PHASE                               | Selects which phase of the active channel subsequent PMBus commands address  | RW               | Commands address all phases.                       | FFh             | FFh             |
| 10h | WRITE_PROTECT                       | Used to control writing to the volatile operating memory (PMBus and restore from NVM).                               | RW               | Writes to all commands are allowed                 | 00h             |                 |
| 11h | STORE_DEFAULT_ALL                   | Stores all current storable register settings into NVM as new defaults.  | W                | Write-only   | N/A             |                 |
| 12h | RESTORE_DEFAULT_ALL                 | Restores all storable register settings from NVM.  | W                | Write-only   | N/A             |                 |
| 19h | CAPABILITY                          | Provides a way for a host system to determine key PMBus capabilities of the device.                                  | R                | 1 MHz, PEC, PMB_ALERT Supported                    | D0h             |                 |
| 1Bh | SMBALERT_MASK (STATUS_VOUT)         | Selects which faults/status bits may to assert PMB_ALERT   | RW,<br>NVM       | All bits may assert PMB_ALERT                      | 00h             | 00h             |
| 1Bh | SMBALERT_MASK (STATUS_IOUT)         | Selects which faults/status bits may to assert PMB_ALERT   | RW,<br>NVM       | All bits may assert PMB_ALERT                      | 00h             | 00h             |
| 1Bh | SMBALERT_MASK (STATUS_INPUT)        | Selects which faults/status bits may to assert PMB_ALERT   | RW,<br>NVM       | LOW_VIN does not assert PMB_ALERT                  | 08h             | 08h             |
| 1Bh | SMBALERT_MASK (STATUS_TEMPERATURE)  | Selects which faults/status bits may to assert PMB_ALERT   | RW,<br>NVM       | All bits may assert PMB_ALERT                      | 00h             | 00h             |
| 1Bh | SMBALERT_MASK (STATUS_CML)          | Selects which faults/status bits may to assert PMB_ALERT   | RW,<br>NVM       | All bits may assert PMB_ALERT                      | 00h             | 00h             |
| 1Bh | SMBALERT_MASK (STATUS_MFR_SPECIFIC) | Selects which faults/status bits may to assert PMB_ALERT   | RW,<br>NVM       | All bits may assert PMB_ALERT                      | 00h             | 00h             |
| 20h | VOUT_MODE                           | Read-only output mode indicator  | R <sup>(1)</sup> | VID mode.<br>5 mV Step (Ch A),<br>5 mV Step (Ch B) | 27h             | 27h             |
| 21h | VOUT_COMMAND                        | Output voltage target  | RW,<br>NVM       | 0.500 V (Ch A)<br>0.500 V (Ch B)                   | 0033h           | 0033h           |
| 24h | VOUT_MAX                            | Sets the maximum output voltage  | RW,<br>NVM       | 1.520 V (Ch A)<br>1.520 V (Ch B)                   | 00FFh           | 00FFh           |
| 25h | VOUT_MARGIN_HIGH                    | Load the unit with the voltage to which the output is to be changed when OPERATION command is set to “Margin High” . | RW               | 0.000 V (CH A)<br>0.000 V (Ch B)                   | 0000h           | 0000h           |
| 26h | VOUT_MARGIN_LOW                     | Load the unit with the voltage to which the output is to be changed when OPERATION command is set to “Margin Low” .  | RW               | 0.000 V (CH A)<br>0.000 V (Ch B)                   | 0000h           | 0000h           |

| CMD | COMMAND NAME           | DESCRIPTION   | R/W,<br>NVM               | DEFAULT<br>BEHAVIOR                                | DEFAULT VALUE   |                 |
|-----|------------------------|---|---------------------------|--|-----------------|-----------------|
|     |                        |   |                           |  | Ch. A<br>PAGE 0 | Ch. B<br>PAGE 1 |
| 27h | VOUT_TRANSITION_RATE   | Used to set slew rate settings for output voltage updates   | RW,<br>NVM                | 2.5 mV/μs (Ch A)<br>2.5 mV/μs (Ch B)               | E028h           | E028h           |
| 28h | VOUT_DROOP             | The VOUT_DROOP sets the rate, in mV/A ( $m\Omega$ ) at which the output voltage decreases (or increases) with increasing (or decreasing) output current for use with Adaptive Voltage Positioning | RW,<br>NVM                | 0.000 $m\Omega$ (Ch A)<br>0.000 $m\Omega$ (Ch B)   | D000h           | D000h           |
| 29h | VOUT_SCALE_LOOP        | Used for scaling the VID code   | RW,<br>NVM                | 1.000 (Ch A)<br>1.000 (Ch B)                       | E808h           | E808h           |
| 2Ah | VOUT_SCALE_MONITOR     | Used for scaling output voltage telemetry   | RW,<br>NVM                | 1.000 (Ch A)<br>1.000 (Ch B)                       | E808h           | E808h           |
| 2Bh | VOUT_MIN               | Sets the minimum output voltage   | RW,<br>NVM                | 0.000 V (Ch A)<br>0.000 V (Ch B)                   | 0000h           | 0000h           |
| 33h | FREQUENCY_SWITCH       | Sets the switching frequency  | RW,<br>NVM                | 400 kHz (Ch A)<br>450 kHz (Ch B)                   | 0190h           | 01C2h           |
| 35h | VIN_ON                 | Sets value of input voltage at which the device should start power conversion.  | RW,<br>NVM                | 7.25 V   | F01Dh           |                 |
| 38h | IOUT_CAL_GAIN          | Sets the ratio of voltage at the current sense pins to the sensed current.  | RW,<br>NVM                | 5.0625 $m\Omega$ (Ch A)<br>5.0625 $m\Omega$ (Ch B) | D144h           | D144h           |
| 39h | IOUT_CAL_OFFSET        | Used to null offsets in the output current sensing circuit  | RW,<br>NVM                | 0.000 A (Ch A)<br>0.000 A (Ch B)<br>(All Phases)   | E800h           | E800h           |
| 40h | VOUT_OV_FAULT_LIMIT    | Sets the value of the sensed output voltage which triggers an output overvoltage fault  | R                         | 1.520 V (Ch A)<br>1.520 V (Ch B)                   | 00FFh           | 00FFh           |
| 41h | VOUT_OV_FAULT_RESPONSE | Sets the converter response to an output overvoltage event  | R                         | Shutdown, do not restart                           | 80h             | 80h             |
| 44h | VOUT_UV_FAULT_LIMIT    | Sets the value of the sensed output voltage which triggers an output undervoltage fault   | R                         | 0.000 V (Ch A)<br>0.000 V (Ch B)                   | 0000h           | 0000h           |
| 45h | VOUT_UV_FAULT_RESPONSE | Sets the converter response to an output undervoltage event   | RW,<br>NVM                | Shutdown, do not restart                           | 80h             | 80h             |
| 46h | IOUT_OC_FAULT_LIMIT    | Sets the output overcurrent fault limit, in amperes   | RW,<br>NVM <sup>(1)</sup> | 180 A (Ch A)<br>60 A (Ch B)                        | 00B4h           | 003Ch           |
| 47h | IOUT_OC_FAULT_RESPONSE | Defines the overcurrent fault response  | RW,<br>NVM                | Shutdown, do not restart                           | C0h             | C0h             |
| 4Ah | IOUT_OC_WARN_LIMIT     | Sets the output overcurrent warning limit, in amperes   | RW,<br>NVM <sup>(1)</sup> | 120 A (Ch A)<br>40 A (Ch B)                        | 0078h           | 0028h           |
| 4Fh | OT_FAULT_LIMIT         | Sets the output overtemperature fault limit, in degrees Celsius.  | RW,<br>NVM <sup>(1)</sup> | 135 °C (Ch A)<br>135 °C (Ch B)                     | 0087h           | 0087h           |
| 50h | OT_FAULT_RESPONSE      | Defines the overtemperature fault response  | RW,<br>NVM                | Shutdown, do not restart                           | 80h             | 80h             |
| 51h | OT_WARN_LIMIT          | Sets the output overtemperature warning limit, in degrees Celsius.  | RW                        | 105 °C (Ch A)<br>105 °C (Ch B)                     | 0069h           | 0069h           |
| 55h | VIN_OV_FAULT_LIMIT     | Sets the VIN overvoltage fault limit, in volts  | RW,<br>NVM                | 17.000 V   | 0011h           |                 |
| 56h | VIN_OV_FAULT_RESPONSE  | Defines the VIN overvoltage fault response  | R                         | Continue Uninterrupted                             | 00h             |                 |
| 59h | VIN_UV_FAULT_LIMIT     | Sets the VIN undervoltage fault limit, in volts   | RW,<br>NVM                | 6.500 V  | F80Dh           |                 |
| 5Ah | VIN_UV_FAULT_RESPONSE  | Defines the VIN undervoltage fault response   | R                         | Shutdown, do not restart                           | C0h             |                 |
| 5Bh | IIN_OC_FAULT_LIMIT     | Sets the input current overcurrent fault limit, in amperes  | RW,<br>NVM                | 40.0 A   | F850h           |                 |

| CMD  | COMMAND NAME          | DESCRIPTION  | R/W,<br>NVM | DEFAULT<br>BEHAVIOR                | DEFAULT VALUE            |                 |
|------|-----------------------|--|-------------|------------------------------------|--------------------------|-----------------|
|      |                       |  |             |                                    | Ch. A<br>PAGE 0          | Ch. B<br>PAGE 1 |
| 5Ch  | IIN_OC_FAULT_RESPONSE | Defines the input overcurrent fault response   | R           | Shutdown, do not restart           | C0h                      |                 |
| 5Dh  | IIN_OC_WARN_LIMIT     | Sets the input current overcurrent warning limit, in amperes   | RW,<br>NVM  | 32.0 A                             | F840h                    |                 |
| 60h  | TON_DELAY             | Sets the time, in milliseconds, from when a start condition is received (as programmed by the ON_OFF_CONFIG command) until the output voltage starts to rise | RW,<br>NVM  | 0.480 ms (Ch A)<br>0.896 ms (Ch B) | B1ECh                    | B396h           |
| 6Bh  | PIN_OP_WARN_LIMIT     | The PIN_OP_WARN_LIMIT command sets the value of the input power, in watts, that causes a warning that the input power is high                                | RW          | 450 W                              | 08E1h                    |                 |
| 78h  | STATUS_BYTE           | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      | N/A             |
| 79h  | STATUS_WORD           | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      | N/A             |
| 7Ah  | STATUS_VOUT           | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      | N/A             |
| 7Bh  | STATUS_IOUT           | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      | N/A             |
| 7Ch  | STATUS_INPUT          | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      |                 |
| 7Dh  | STATUS_TEMPERATURE    | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      | N/A             |
| 7Eh  | STATUS_CML            | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      |                 |
| 80h  | STATUS_MFR_SPECIFIC   | PMBus read-only status and flag bits.  | RW          | Current Status                     | N/A                      | N/A             |
| 88h  | READ_VIN              | Returns the input voltage in volts   | R           | Current Status                     | N/A                      |                 |
| 89h  | READ_IIN              | Returns the input current in amperes   | R           | Current Status                     | N/A                      |                 |
| 8Bh  | READ_VOUT             | Returns the output voltage in VID format   | R           | Current Status                     | N/A                      | N/A             |
| 8Ch  | READ_IOUT             | Returns the output current in amperes  | R           | Current Status                     | N/A                      | N/A             |
| 8Dh  | READ_TEMPERATURE_1    | Returns the highest power stage temperature in °C  | R           | Current Status                     | N/A                      | N/A             |
| 96h  | READ_POUT             | Returns the output power in Watts  | R           | Current Status                     | N/A                      | N/A             |
| 97h  | READ_PIN              | Returns the input power in Watts   | R           | Current Status                     | N/A                      |                 |
| 98h  | PMBUS_REVISION        | Returns the version of the PMBus specification to which this device complies   | R           | PMBus 1.3<br>Part I, Part II       | 33h                      |                 |
| 99h  | MFR_ID                | Loads the unit with bits that contain the manufacturer's ID  | RW,<br>NVM  | TI                                 | 5449h                    |                 |
| 9Ah  | MFR_MODEL             | Loads the unit with bits that contain the manufacturer's model number  | RW,<br>NVM  | 3+1 Phase<br>Configuration         | 4331h                    |                 |
| 9Bh  | MFR_REVISION          | Loads the unit with bits that contain the manufacturer's model revision  | RW,<br>NVM  | Rev 1.0                            | 0001h                    |                 |
| 9Dh  | MFR_DATE              | Loads the unit with bits that contain the manufacture date   | RW,<br>NVM  | July 2018                          | 1207h                    |                 |
| 9Eh  | MFR_SERIAL            | NVM Checksum   | R           | NVM checksum                       | 679E8B7Dh                |                 |
| ADh  | IC_DEVICE_ID          | Returns a number indicating the part number of the device  | R           | TPSM831D31                         | 81h                      |                 |
| A Eh | IC_DEVICE_REV         | Returns a number indicating the device revision  | R           | Rev 1.0                            | 00h                      |                 |
| B0h  | USER_DATA_00          | Used for batch NVM programming.  | RW<br>NVM   | Current configuration              | Factory Default Settings |                 |
| B1h  | USER_DATA_01          | Used for batch NVM programming.  | RW<br>NVM   | Current configuration              | Factory Default Settings |                 |
| B2h  | USER_DATA_02          | Used for batch NVM programming.  | RW<br>NVM   | Current configuration              | Factory Default Settings |                 |
| B3h  | USER_DATA_03          | Used for batch NVM programming.  | RW<br>NVM   | Current configuration              | Factory Default Settings |                 |

| CMD | COMMAND NAME    | DESCRIPTION  | R/W,<br>NVM | DEFAULT<br>BEHAVIOR                       | DEFAULT VALUE            |                 |
|-----|-----------------|--|-------------|---|--------------------------|-----------------|
|     |                 |  |             |   | Ch. A<br>PAGE 0          | Ch. B<br>PAGE 1 |
| B4h | USER_DATA_04    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| B5h | USER_DATA_05    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| B6h | USER_DATA_06    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| B7h | USER_DATA_07    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| B8h | USER_DATA_08    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| B9h | USER_DATA_09    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| BAh | USER_DATA_10    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| BBh | USER_DATA_11    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| BCh | USER_DATA_12    | Used for batch NVM programming.  | RW<br>NVM   | Current configuration                     | Factory Default Settings |                 |
| D0h | MFR_SPECIFIC_00 | Configures per-phase overcurrent levels, current share thresholds, and other miscellaneous settings.   | RW<br>NVM   | Misc. configuration, See register maps    | 003Eh                    | 203Dh           |
| D3h | MFR_SPECIFIC_03 | Returns information regarding current imbalance warnings for each phase  | R           | Current status                            | N/A                      | N/A             |
| D4h | MFR_SPECIFIC_04 | Returns the output voltage for the active channel, in linear format  | R           | Current status                            | N/A                      | N/A             |
| D5h | MFR_SPECIFIC_05 | Used to trim the output voltage of the active channel, by applying an offset to the currently selected VID code.                             | RW<br>NVM   | 1.25 mV offset (Ch A and Ch B)            | 01h                      | 01h             |
| D6h | MFR_SPECIFIC_06 | Configures dynamic load line options for both channels, and selects Auto-DCM operation.  | RW<br>NVM   | Misc. configuration, See register maps    | 0605h                    | 1000h           |
| D7h | MFR_SPECIFIC_07 | Configures the internal loop compensation for both channels.   | RW<br>NVM   | Misc. configuration, See to register maps | 0906h                    | 01C6h           |
| D8h | MFR_SPECIFIC_08 | Used to identify catastrophic faults which occur first, and store this information to NVM  | RW<br>NVM   | Current status                            | 00h                      | 00h             |
| D9h | MFR_SPECIFIC_09 | Used to configure non-linear transient performance enhancements such as undershoot reduction (USR)   | RW<br>NVM   | Misc. configuration, See register maps    | 46C5h                    | 06C7h           |
| DAh | MFR_SPECIFIC_10 | Used to configure input current sensing, and set the maximum output current  | RW<br>NVM   | Misc. configuration, See register maps    | C878h                    | 0028h           |
| DBh | MFR_SPECIFIC_11 | Boot-up VID code for each channel  | RW<br>NVM   | VID 051d (Ch A)<br>VID 051d (Ch B)        | 33h                      | 33h             |
| DCh | MFR_SPECIFIC_12 | Used to configure input current sensing and other miscellaneous settings   | RW<br>NVM   | Misc. configuration, See register maps    | C570h                    | 07F0            |
| DDh | MFR_SPECIFIC_13 | Used to configure output voltage slew rates, DAC stepsize, and other miscellaneous settings.   | RW<br>NVM   | Misc. configuration, See register maps    | 9CE5h                    | 00E5h           |
| DEh | MFR_SPECIFIC_14 | Used to configure dynamic phase shedding, and compensation ramp amplitude, and dynamic ramp amplitude during USR, and different power states | RW<br>NVM   | Misc. configuration, See register maps    | 0007h                    | 0007h           |
| DFh | MFR_SPECIFIC_15 | Used to configure dynamic phase shedding.  | RW<br>NVM   | Misc. configuration, See register maps    | 1FFAh                    | 0000h           |

| CMD | COMMAND NAME    | DESCRIPTION   | R/W,<br>NVM | DEFAULT<br>BEHAVIOR                       | DEFAULT VALUE          |                 |
|-----|-----------------|---|-------------|---|------------------------|-----------------|
|     |                 |   |             |   | Ch. A<br>PAGE 0        | Ch. B<br>PAGE 1 |
| E4h | MFR_SPECIFIC_20 | Used to set the maximum operational phase number, on-the-fly. | RW<br>NVM   | Misc. configuration,<br>See register maps | Hardware<br>Configured |                 |
| F0h | MFR_SPECIFIC_32 | Used to set the input over-power warning                      | RW          | 450 W                                     | 00E1h                  |                 |
| FAh | MFR_SPECIFIC_42 | NVM Security  | RW<br>NVM   | NVM Security Key                          | 0000h                  |                 |

- (1) NVM-backed bits in the MFR\_SPECIFIC or USER\_DATA commands affect the reset value of these commands. Refer to the individual register maps for more detail.



### 7.5.4 Commonly Used PMBus Commands

The following sections describe the most commonly used PMBus commands and their usage in the configuration, operation and testing of TPSM831D31 power solutions:

- [Voltage, Current, Power, and Temperature Readings](#)
- [Output Current Sense and Calibration](#)
- [Output Voltage Margin Testing](#)
- [Loop Compensation](#)
- [Converter Protection and Response](#)
- [Dynamic Phase Shedding](#)
- [NVM Programming](#)
- [NVM Security](#)
- [Black Box Fault Recording](#)
- [Board Identification and Inventory Tracking](#)
- [Status Reporting](#)

### 7.5.5 Voltage, Current, Power, and Temperature Readings

Using an internal ADC, the TPSM831D31 provides a full set of telemetry capabilities, allowing the user to read back critical information about the converter's input voltage, input current, input power, output voltage, output current, output power and temperature. The table below summarizes the available commands and their formats. Register maps for each command are included.

表 7-6. Telemetry Functions

| Command                            | Description                              | Format | Units    | Channel/Phase                               |
|------------------------------------|--|--------|----------|---|
| <a href="#">READ_VIN</a>           | Input voltage telemetry                  | Linear | V        | Shared, Channel A and B                     |
| <a href="#">READ_IIN</a>           | Input current telemetry                  | Linear | A        | Shared, Channel A and B                     |
| <a href="#">READ_VOUT</a>          | Output voltage telemetry (VID format)    | VID    | VID Code | Per Channel                                 |
| <a href="#">READ_IOUT</a>          | Output current telemetry                 | Linear | A        | Per Channel and Per Phase                   |
| <a href="#">READ_TEMPERATURE_1</a> | Power stage temperature telemetry        | Linear | °C       | Per Channel, Highest phase temperature only |
| <a href="#">READ_POOUT</a>         | Output power telemetry                   | Linear | W        | Per Channel                                 |
| <a href="#">READ_PIN</a>           | Input power telemetry                    | Linear | W        | Shared, Channel A and B                     |
| <a href="#">MFR_SPECIFIC_04</a>    | Output voltage telemetry (linear format) | Linear | V        | Per Channel                                 |

#### 7.5.5.1 (88h) READ\_VIN

The READ\_VIN command returns the input voltage in volts. The two data bytes are formatted in the Linear Data format. The refresh rate is 1200  $\mu$ s. The device accesses this command through Read Word transactions, and is shared between channel A and channel B.

#### READ\_VIN

| 15           | 14 | 13 | 12 | 11 | 10           | 9 | 8 |
|--------------|----|----|----|----|--------------|---|---|
| R            | R  | R  | R  | R  | R            | R | R |
| READ_VIN_EXP |    |    |    |    | READ_VIN_MAN |   |   |
| 7            | 6  | 5  | 4  | 3  | 2            | 1 | 0 |
| R            | R  | R  | R  | R  | R            | R | R |
| READ_VIN_MAN |    |    |    |    |              |   |   |

LEGEND: R/W = Read/Write; R = Read only



**表 7-7. READ\_VIN Register Field Descriptions**

| Bit   | Field        | Type | Reset          | Description                              |
|-------|--------------|------|----------------|--|
| 15:11 | READ_VIN_EXP | R    | Current Status | Linear two's complement format exponent. |
| 10:0  | READ_VIN_MAN | R    | Current Status | Linear two's complement format mantissa. |

#### 7.5.5.2 (89h) READ\_IIN

The READ\_IIN command returns the input current in amperes. The refresh rate is 100  $\mu$ s. The two data bytes are formatted in the Linear Data format. The device accesses this command through Read Word transactions, and is shared between channel A and channel B.

#### READ\_IIN

|              |    |    |    |    |              |   |   |
|--------------|----|----|----|----|--------------|---|---|
| 15           | 14 | 13 | 12 | 11 | 10           | 9 | 8 |
| R            | R  | R  | R  | R  | R            | R | R |
| READ_IIN_EXP |    |    |    |    | READ_IIN_MAN |   |   |
| 7            | 6  | 5  | 4  | 3  | 2            | 1 | 0 |
| R            | R  | R  | R  | R  | R            | R | R |
| READ_IIN_MAN |    |    |    |    |              |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-8. READ\_IIN Register Field Descriptions**

| Bit   | Field        | Type | Reset          | Description                              |
|-------|--------------|------|----------------|--|
| 15:11 | READ_IIN_EXP | R    | Current Status | Linear two's complement format exponent. |
| 10:0  | READ_IIN_MAN | R    | Current Status | Linear two's complement format mantissa. |

#### 7.5.5.3 (8Bh) READ\_VOUT

The READ\_VOUT command returns the actual, measured output voltage. The two data bytes are formatted in the VID Data format, and the refresh rate is 1200  $\mu$ s. The device accesses this command through Read Word transactions. READ\_VOUT is a paged register. In order to access READ\_VOUT command for channel A, PAGE must be set to 00h. In order to access READ\_VOUT register for channel B, PAGE must be set to 01h.

#### READ\_VOUT

|               |    |    |    |    |    |   |   |
|---------------|----|----|----|----|----|---|---|
| 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| R             | R  | R  | R  | R  | R  | R | R |
| 0             | 0  | 0  | 0  | 0  | 0  | 0 | 0 |
| 7             | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| R             | R  | R  | R  | R  | R  | R | R |
| READ_VOUT_VID |    |    |    |    |    |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-9. READ\_VOUT Register Field Descriptions**

| Bit | Field         | Type | Reset          | Description                |
|-----|---------------|------|----------------|----------------------------|
| 7:0 | READ_VOUT_VID | R    | Current Status | Output voltage, VID format |

### 7.5.5.4 (8Ch) READ\_IOUT

The READ\_IOUT command returns the output current in amperes.

READ\_IOUT is a linear format command.

READ\_IOUT is a paged register. In order to access READ\_IOUT for channel A, PAGE must be set to 00h. In order to access the READ\_IOUT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh. READ\_IOUT is also a phased register. Depending on the configuration of the design, for channel A, PHASE must be set to 00h to access Phase 1, 01h to access Phase 2, etc... PHASE must be set to FFh to access all phases simultaneously. PHASE may also be set to 80h to readback the total phase current (sum of all active phase currents for the active channel) measurement, as described in [节 7.5.6](#). Note that READ\_IOUT is only a phased command for Channel A (PAGE 0).

The READ\_IOUT command must be accessed through Read Word transactions.

#### READ\_IOUT

| 15            | 14 | 13 | 12 | 11 | 10            | 9 | 8 |
|---------------|----|----|----|----|---------------|---|---|
| R             | R  | R  | R  | R  | R             | R | R |
| READ_IOUT_EXP |    |    |    |    | READ_IOUT_MAN |   |   |
| 7             | 6  | 5  | 4  | 3  | 2             | 1 | 0 |
| R             | R  | R  | R  | R  | R             | R | R |
| READ_IOUT_MAN |    |    |    |    |               |   |   |

LEGEND: R/W = Read/Write; R = Read only

表 7-10. READ\_IOUT Register Field Descriptions

| Bit   | Field         | Type | Reset          | Description                              |
|-------|---------------|------|----------------|--|
| 15:11 | READ_IOUT_EXP | R    | Current Status | Linear two's complement format exponent. |
| 10:0  | READ_IOUT_MAN | R    | Current Status | Linear two's complement format mantissa. |

Attempts to write to this command results in invalid transactions. The device ignores the invalid data, sets the appropriate flags in STATUS\_CML and STATUS\_WORD, and asserts the PMB\_ALERT signal to notify the system host of an invalid transaction.

### 7.5.5.5 (8Dh) READ\_TEMPERATURE\_1

The READ\_TEMPERATURE\_1 command returns the temperature in degree Celsius. The two data bytes are formatted in the Linear Data format. The refresh rate is 1200  $\mu$ s.

READ\_TEMPERATURE\_1 is a linear format command.

READ\_TEMPERATURE\_1 is a paged register. In order to access OPERATION command for channel A, READ\_TEMPERATURE\_1 must be set to 00h. In order to access READ\_TEMPERATURE\_1 register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The READ\_TEMPERATURE\_1 command must be accessed through Read Word transactions.

#### READ\_TEMPERATURE\_1

| 15            | 14 | 13 | 12 | 11 | 10            | 9 | 8 |
|---------------|----|----|----|----|---------------|---|---|
| R             | R  | R  | R  | R  | R             | R | R |
| READ_TEMP_EXP |    |    |    |    | READ_TEMP_MAN |   |   |
| 7             | 6  | 5  | 4  | 3  | 2             | 1 | 0 |
| R             | R  | R  | R  | R  | R             | R | R |
| READ_TEMP_MAN |    |    |    |    |               |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-11. READ\_TEMPERATURE\_1 Register Field Descriptions**

| Bit   | Field         | Type | Reset          | Description                              |
|-------|---------------|------|----------------|--|
| 15:11 | READ_TEMP_EXP | R    | Current Status | Linear two's complement format exponent. |
| 10:0  | READ_TEMP_MAN | R    | Current Status | Linear two's complement format mantissa. |

Attempts to write to this command results in invalid transactions. The device ignores the invalid data, sets the appropriate flags in STATUS\_CML and STATUS\_WORD, and asserts the PMB\_ALERT signal to notify the system host of an invalid transaction

#### 7.5.5.6 (96h) READ\_POUT

The READ\_POUT command returns the calculated output power, in watts for the active channel. The refresh rate is 1200  $\mu$ s.

READ\_POUT is a linear format command.

READ\_POUT is a paged register. In order to access READ\_POUT command for channel A, PAGE must be set to 00h. In order to access READ\_POUT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The READ\_POUT command must be accessed through Read Word transactions.

#### READ\_POUT

|               |    |    |    |    |               |   |   |
|---------------|----|----|----|----|---------------|---|---|
| 15            | 14 | 13 | 12 | 11 | 10            | 9 | 8 |
| R             | R  | R  | R  | R  | R             | R | R |
| READ_POUT_EXP |    |    |    |    | READ_POUT_MAN |   |   |
| 7             | 6  | 5  | 4  | 3  | 2             | 1 | 0 |
| R             | R  | R  | R  | R  | R             | R | R |
| READ_POUT_MAN |    |    |    |    |               |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-12. READ\_POUT Register Field Descriptions**

| Bit   | Field         | Type | Reset          | Description                              |
|-------|---------------|------|----------------|--|
| 15:11 | READ_POUT_EXP | R    | Current Status | Linear two's complement format exponent. |
| 10:0  | READ_POUT_MAN | R    | Current Status | Linear two's complement format mantissa. |

Attempts to write to this command results in invalid transactions. The device ignores the invalid data, sets the appropriate flags in STATUS\_CML and STATUS\_WORD, and asserts the PMB\_ALERT signal to notify the system host of an invalid transaction

#### 7.5.5.7 (97h) READ\_PIN

The READ\_PIN command returns the calculated input power. The refresh rate is 1200  $\mu$ s.

READ\_PIN is a linear format command.

The READ\_PIN command must be accessed through Read Word transactions.

The READ\_PIN command is shared between Channel A and Channel B. All transactions to this command affects both channels regardless of the PAGE command.

**READ\_PIN**

|              |    |    |    |    |              |   |   |
|--------------|----|----|----|----|--------------|---|---|
| 15           | 14 | 13 | 12 | 11 | 10           | 9 | 8 |
| R            | R  | R  | R  | R  | R            | R | R |
| READ_PIN_EXP |    |    |    |    | READ_PIN_MAN |   |   |
| 7            | 6  | 5  | 4  | 3  | 2            | 1 | 0 |
| R            | R  | R  | R  | R  | R            | R | R |
| READ_PIN_MAN |    |    |    |    |              |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-13. READ\_PIN Register Field Descriptions**

| Bit   | Field        | Type | Reset          | Description                              |
|-------|--------------|------|----------------|--|
| 15:11 | READ_PIN_EXP | R    | Current Status | Linear two's complement format exponent. |
| 10:0  | READ_PIN_MAN | R    | Current Status | Linear two's complement format mantissa. |

**7.5.5.8 (D4h) MFR\_SPECIFIC\_04**

The MFR\_SPECIFIC\_04 command is used to return the output voltage for the active channel, in the **linear** format (READ\_VOUT uses VID format).

The MFR\_SPECIFIC\_04 command must be accessed through Read Word transactions.

MFR\_SPECIFIC\_04 is a Linear format command.

MFR\_SPECIFIC\_04 is a paged register. In order to access MFR\_SPECIFIC\_04 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_04 register for channel B, PAGE must be set to 01h.

**MFR\_SPECIFIC\_04**

|              |    |    |    |    |              |   |   |
|--------------|----|----|----|----|--------------|---|---|
| 15           | 14 | 13 | 12 | 11 | 10           | 9 | 8 |
| R            | R  | R  | R  | R  | R            | R | R |
| VOUT_LIN_EXP |    |    |    |    | VOUT_LIN_MAN |   |   |
| 7            | 6  | 5  | 4  | 3  | 2            | 1 | 0 |
| R            | R  | R  | R  | R  | R            | R | R |
| VOUT_LIN_MAN |    |    |    |    |              |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-14. MFR\_SPECIFIC\_04 Register Field Descriptions**

| Bit   | Field        | Type | Reset          | Description                              |
|-------|--------------|------|----------------|--|
| 15:11 | VOUT_LIN_EXP | R    | Current Status | Linear format two's complement exponent. |
| 10:0  | VOUT_LIN_MAN | R    | Current Status | Linear format two's complement mantissa. |

### 7.5.6 Output Current Sense and Calibration

The READ\_IOUT command may be used to read the individual phase currents, and the total channel current.

#### 7.5.6.1 Reading Individual Phase Currents

Using the PAGE and PHASE commands, the TPSM831D31 can be configured to return output current information for each individual phase. The examples below demonstrate this process:

##### **Example #1: Read back the output current of Channel A, First Phase**

1. Select Channel A. Write PAGE to 00h
2. Select first phase. Write PHASE to 00h
3. Read READ\_IOUT

##### **Example #2: Read back the output current of Channel B, Second Phase**

1. Select Channel B. Write PAGE to 01h
2. Select second phase. Write PHASE to 01h
3. Read READ\_IOUT

#### 7.5.6.1.1 Reading Total Current

When the PHASE command is set to 80h, the TPSM831D31 device is configured to return the total channel current (sum of individual phase currents) in response to the READ\_IOUT command.

#### 7.5.6.1.2

##### **Example: Read the Total Output Current of Channel A**

1. Select Channel A. Write PAGE to 00h
2. Select total current measurement. Write PHASE to 80h
3. Read READ\_IOUT

### 7.5.7 Output Voltage Margin Testing

The TPSM831D31 provides several commands to enable voltage margin testing.

The upper two MARGIN bits in the OPERATION command can be used to toggle the active channel between three states:

1. **Margin None (MARGIN = 0000b).** The output voltage target is equal to VOUT\_COMMAND.
2. **Margin Low (MARGIN = 01xxb).** The output voltage target is equal to VOUT\_MARGIN\_LOW.
3. **Margin High (MARGIN = 10xxb).** The output voltage target is equal to VOUT\_MARGIN\_HIGH.

In order to use OPERATION, the active channel must be configured for to respect the OPERATION command, via ON\_OFF\_CONFIG. Output voltage transitions occur at the slew rate defined by VOUT\_TRANSITION\_RATE.

**表 7-15. Slew Rate Settings**

| PARAMETER         |  | TEST CONDITIONS               | MIN                    | TYP | MAX | UNIT  |
|-------------------|--|-------------------------------|------------------------|-----|-----|-------|
| SL <sub>SET</sub> | Slew rate setting                            | VOUT_TRANSITION_RATE = 0xE050 | 5                      | 6   | 7   | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE0A0 | 10                     | 12  | 14  | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE0F0 | 15                     | 18  |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE140 | 20                     | 24  |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE190 | 25                     | 30  |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE1E0 | 30                     | 36  |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE230 | 35                     | 42  |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE280 | 40                     | 48  |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE005 | 0.3125                 |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE00A | 0.625                  |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE00F | 0.9375                 |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE014 | 1.25                   |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE019 | 1.5625                 |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE01E | 1.875                  |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE023 | 2.1875                 |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = 0xE028 | 2.5                    |     |     | mV/μs |
|                   |  | VOUT_TRANSITION_RATE = others | Invalid data           |     |     | mV/μs |
| SL <sub>F</sub>   | AVSP and BVSP slew rate SetVID_Fast          |                               | SL <sub>SET</sub>      |     |     | mV/μs |
| SL <sub>S1</sub>  | AVSP and BVSP slew rate slow                 |                               | SL <sub>SET</sub> / 4  |     |     | mV/μs |
|                   |  |                               | SL <sub>SET</sub> / 2  |     |     | mV/μs |
| SL <sub>SS</sub>  | AVSP and BVSP slew rate slew rate soft-start | MFR_SPEC_13<8> = 0b           | SL <sub>SET</sub> / 4  |     |     | mV/μs |
|                   |  | MFR_SPEC_13<8> = 1b           | SL <sub>SET</sub> / 16 |     |     | mV/μs |

The lower two MARGIN bits in the OPERATION command select overvoltage or undervoltage fault handling during margin testing:

1. **Ignore Faults (MARGIN = xx01b).** Overvoltage and undervoltage faults do not trigger during margin tests.
2. **Act on Faults (MARGIN = xx10b).** Overvoltage and undervoltage faults trigger during margin tests.

#### Example: Output Voltage Margin Testing (Ignore Faults)

1. Write to the PAGE command to select the desired channel (E.g. PAGE = 00h for channel A).
2. Write VOUT\_COMMAND to the desired VID code during Margin None operation.
3. Write VOUT\_MARGIN\_LOW to the desired VID code during Margin Low operation.
4. Write VOUT\_MARGIN\_HIGH to the desired VID code during Margin High operation.
5. Write MFR\_SPECIFIC\_02 to 01h to ensure that the PMBus interface has control of the output voltage.
6. Set the CMD bit in OPERATION to 1b to ensure the device is configured to respect the OPERATION command.

7. Margin None. Write OPERATION to 80h.
8. Margin Low. Write OPERATION to 94h.
9. Margin High. Write OPERATION to A4h.

#### 7.5.7.1 (01h) OPERATION

The OPERATION command is used to turn the device output on or off in conjunction with the input from the AVR\_EN pin for channel A, and BEN pin for channel B, according to the configuration of the ON\_OFF\_CONFIG command. It is also used to set the output voltage to the upper or lower MARGIN levels.

OPERATION is a paged register. In order to access OPERATION command for channel A, PAGE must be set to 00h. In order to access OPERATION register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The OPERATION command must be accessed through Read Byte/Write Byte transactions.

#### OPERATION

| 7  | 6 | 5      | 4  | 3  | 2  | 1  | 0  |
|----|---|--------|----|----|----|----|----|
| RW | R | RW     | RW | RW | RW | RW | RW |
| ON | 0 | MARGIN |    |    |    | 0  | 0  |

LEGEND: R/W = Read/Write; R = Read only

**表 7-16. OPERATION Register Field Descriptions**

| Bit | Field  | Type | Reset | Description   |
|-----|--------|------|-------|---|
| 7   | ON     | RW   | 0b    | Enable/disable power conversion for the currently selected channel(s) according to the PAGE command, when the ON_OFF_CONFIG command is configured to require input from the ON bit for output control. Note that there may be several other requirements that must be satisfied before the currently selected channel(s) can begin converting power (e.g. input voltages above UVLO thresholds, AVR_EN/BEN pins high if required by ON_OFF_CONFIG, etc...)<br>0b: Disable power conversion<br>1b: Enable power conversion   |
| 5:2 | MARGIN | RW   | 0000b | Set the output voltage to either the value selected by the VOUT_MARGIN_HIGH or MARGIN_LOW commands, for the currently selected channel(s), according to the PAGE command.<br>0000b: Margin Off. Output voltage is set to the value of VOUT_COMMAND<br>0101b: Margin Low (Ignore Fault). Output voltage is set to the value of VOUT_MARGIN_LOW.<br>0110b: Margin Low (Act on Fault). Output voltage is set to the value of VOUT_MARGIN_LOW.<br>1001b: Margin High (Ignore Fault). Output voltage is set to the value of VOUT_MARGIN_HIGH<br>1010b: Margin High (Act on Fault). Output voltage is set to the value of VOUT_MARGIN_HIGH. |
| 1:0 | 0      | RW   | 00b   | These bits are writeable but should always be set to 00b.   |

Note that the VOUT\_MAX\_WARN bit in STATUS\_VOUT can be caused by a margin operation, if "Act on Fault" is selected, and the VOUT\_MARGIN\_HIGH/VOUT\_MARGIN\_LOW value loaded by the margin operation exceeds the value of VOUT\_COMMAND.

### 7.5.7.2 (26h) VOUT\_MARGIN\_LOW

The VOUT\_MARGIN\_LOW command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to “Margin Low” .

VOUT\_MARGIN\_LOW is a VID format command. The VOUT\_MARGIN\_LOW command must be accessed through Read Word/Write Word transactions.

VOUT\_MARGIN\_LOW is a paged register. In order to access VOUT\_MARGIN\_LOW for channel A, PAGE must be set to 00h. In order to access the VOUT\_MARGIN\_LOW register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

#### VOUT\_MARGIN\_LOW

| 15             | 14 | 13 | 12 | 11 | 10 | 9  | 8  |
|----------------|----|----|----|----|----|----|----|
| R              | R  | R  | R  | R  | R  | R  | R  |
| 0              | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 7              | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| RW             | RW | RW | RW | RW | RW | RW | RW |
| VOUT_MARGL_VID |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

表 7-17. VOUT\_MARGIN\_LOW Register Field Descriptions

| Bit | Field          | Type | Reset | Description   |
|-----|----------------|------|-------|---|
| 7:0 | VOUT_MARGL_VID | RW   | 00h   | Used to set the output voltage to be loaded when the active PAGE is set to Margin Low, in VID format. |

### 7.5.7.3 (25h) VOUT\_MARGIN\_HIGH

The VOUT\_MARGIN\_HIGH command loads the unit with the voltage to which the output is to be changed when the OPERATION command is set to “Margin High” .

VOUT\_MARGIN\_HIGH is a VID format command. The VOUT\_MARGIN\_HIGH command must be accessed through Read Word/Write Word transactions.

VOUT\_MARGIN\_HIGH is a paged register. In order to access VOUT\_MARGIN\_HIGH for channel A, PAGE must be set to 00h. In order to access the VOUT\_MARGIN\_HIGH register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

#### VOUT\_MARGIN\_HIGH

| 15             | 14 | 13 | 12 | 11 | 10 | 9  | 8  |
|----------------|----|----|----|----|----|----|----|
| R              | R  | R  | R  | R  | R  | R  | R  |
| 0              | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 7              | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| RW             | RW | RW | RW | RW | RW | RW | RW |
| VOUT_MARGH_VID |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

表 7-18. VOUT\_MARGIN\_HIGH Register Field Descriptions

| Bit | Field          | Type | Reset | Description  |
|-----|----------------|------|-------|--|
| 7:0 | VOUT_MARGH_VID | RW   | 00h   | Used to set the output voltage to be loaded when the active PAGE is set to Margin High, in VID format. |



### 7.5.8 Loop Compensation

The TPSM831D31 provides several options for tuning the output voltage feedback and response to transients. These may be configured by programming the [MFR\\_SPECIFIC\\_07](#), [VOUT\\_DROOP](#), and [MFR\\_SPECIFIC\\_14](#). Several such parameters may be configured through these commands:

- **DC Load Line** - Selects the DC shift in output voltage corresponding to increased output current. The DC load line affects both the final value the output voltage settles to, as well as the settling time. Use the [VOUT\\_DROOP](#) command to select the DC load line.
- **Integration Time Constant** - In order to maintain DC accuracy, the control loop includes an integration stage. Use [MFR\\_SPECIFIC\\_07](#) to select the integration time constant.
- **Integration Path Gain** - The gain of the integration and AC paths may be selected independently. The AC and DC gains both affect the small-signal bandwidth of the converter. Use [MFR\\_SPECIFIC\\_07](#) to select the integration path gain.
- **AC Load Line** - Selects the AC response to output voltage error. The AC load line affects the settling and response time following a load transient event. [MFR\\_SPECIFIC\\_07](#) Use the [MFR\\_SPECIFIC\\_07](#) command to select the AC load line.
- **AC Path Gain** - The gain of the integration and AC paths may be selected independently. The AC and DC gains both affect the small-signal bandwidth of the converter. Use [MFR\\_SPECIFIC\\_07](#) to select the AC path gain.
- **Ramp Amplitude** - Smaller ramp settings result in faster response, but may also lead to increased frequency jitter. Likewise, large ramp settings result in lower frequency jitter, but may be slightly slower to respond to changing conditions. The ramp setting also affects the small-signal bandwidth of the converter. Use [MFR\\_SPECIFIC\\_14](#) to select the ramp high setting.

**表 7-19. Dynamic Integration and Undershoot Reduction ( $T_A = 25^\circ\text{C}$ )**

| PARAMETER         |                                     | TEST CONDITIONS           | MIN | TYP | MAX | UNIT |
|-------------------|-------------------------------------|---------------------------|-----|-----|-----|------|
| V <sub>DYN</sub>  | Dynamic integration voltage setting | MFR_SPEC_12<10:8> = 000b; | 90  | 100 | 116 | mV   |
|                   |                                     | MFR_SPEC_12<10:8> = 001b; | 135 | 150 | 175 | mV   |
|                   |                                     | MFR_SPEC_12<10:8> = 010b; | 175 | 200 | 230 | mV   |
|                   |                                     | MFR_SPEC_12<10:8> = 011b; | 225 | 250 | 285 | mV   |
|                   |                                     | MFR_SPEC_12<10:8> = 100b; | 270 | 300 | 345 | mV   |
|                   |                                     | MFR_SPEC_12<10:8> = 101b; | 315 | 350 | 400 | mV   |
|                   |                                     | MFR_SPEC_12<10:8> = 110b; | 360 | 400 | 455 | mV   |
|                   |                                     | MFR_SPEC_12<10:8> = 111b; |     | OFF |     | mV   |
| t <sub>DINT</sub> | Dynamic integration time constant   | MFR_SPEC_12<7:4> = 0000b; |     | 1   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 0001b; |     | 2   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 0010b; |     | 3   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 0011b; |     | 4   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 0100b; |     | 5   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 0101b; |     | 6   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 0110b; |     | 7   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 0111b; |     | 8   |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1000b; |     | 12  |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1001b; |     | 13  |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1010b; |     | 14  |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1011b; |     | 15  |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1100b; |     | 16  |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1101b; |     | 17  |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1110b; |     | 18  |     | μs   |
|                   |                                     | MFR_SPEC_12<7:4> = 1111b; |     | 19  |     | μs   |

表 7-19. Dynamic Integration and Undershoot Reduction ( $T_A = 25^\circ\text{C}$ ) (continued)

| PARAMETER                 |  | TEST CONDITIONS            | MIN | TYP | MAX | UNIT   |
|---------------------------|--|----------------------------|-----|-----|-----|--------|
| $V_{\text{USR2}}$         | USR level 2 voltage setting                | MFR_SPEC_09<14:12> = 000b; | 120 | 140 | 160 | mV     |
|                           |  | MFR_SPEC_09<14:12> = 001b; | 155 | 180 | 205 | mV     |
|                           |  | MFR_SPEC_09<14:12> = 010b; | 190 | 220 | 245 | mV     |
|                           |  | MFR_SPEC_09<14:12> = 011b; | 230 | 260 | 290 | mV     |
|                           |  | MFR_SPEC_09<14:12> = 100b; | 265 | 300 | 335 | mV     |
|                           |  | MFR_SPEC_09<14:12> = 101b; | 300 | 340 | 375 | mV     |
|                           |  | MFR_SPEC_09<14:12> = 110b; | 335 | 380 | 420 | mV     |
|                           |  | MFR_SPEC_09<14:12> = 111b; |     | OFF |     | mV     |
| $V_{\text{USR1}}$         | USR level 1 voltage setting                | MFR_SPEC_09<2:0> = 000b;   | 70  | 90  | 110 | mV     |
|                           |  | MFR_SPEC_09<2:0> = 001b;   | 100 | 120 | 140 | mV     |
|                           |  | MFR_SPEC_09<2:0> = 010b;   | 130 | 150 | 170 | mV     |
|                           |  | MFR_SPEC_09<2:0> = 011b;   | 160 | 180 | 205 | mV     |
|                           |  | MFR_SPEC_09<2:0> = 100b;   | 185 | 210 | 240 | mV     |
|                           |  | MFR_SPEC_09<2:0> = 101b;   | 215 | 240 | 270 | mV     |
|                           |  | MFR_SPEC_09<2:0> = 110b;   | 240 | 270 | 305 | mV     |
|                           |  | MFR_SPEC_09<2:0> = 111b;   |     | OFF |     | mV     |
| $\text{PH}_{\text{USR1}}$ | Maximum phase added in USR level 1         | MFR_SPEC_09<5> = 0b;       |     | 3   |     | phases |
|                           |  | MFR_SPEC_09<5> = 1b;       |     | 4   |     | phases |
| $V_{\text{OUSRHYS}}$      | Dynamic integration/USR voltage hysteresis | MFR_SPEC_09<4:3> = 00b;    | 2   | 5   | 9   | mV     |
|                           |  | MFR_SPEC_09<4:3> = 01b;    | 5   | 10  | 15  | mV     |
|                           |  | MFR_SPEC_09<4:3> = 10b;    | 10  | 15  | 20  | mV     |
|                           |  | MFR_SPEC_09<4:3> = 11b;    | 15  | 20  | 25  | mV     |

表 7-20. Ramp Selections

| PARAMETER         |              | TEST CONDITIONS         | MIN | TYP | MAX | UNIT |
|-------------------|--------------|-------------------------|-----|-----|-----|------|
| $V_{\text{RAMP}}$ | RAMP Setting | MFR_SPEC_14<2:0> = 000b | 30  | 40  | 55  | mV   |
|                   |              | MFR_SPEC_14<2:0> = 001b | 70  | 80  | 95  | mV   |
|                   |              | MFR_SPEC_14<2:0> = 010b | 110 | 120 | 135 | mV   |
|                   |              | MFR_SPEC_14<2:0> = 011b | 150 | 160 | 175 | mV   |
|                   |              | MFR_SPEC_14<2:0> = 100b | 190 | 200 | 215 | mV   |
|                   |              | MFR_SPEC_14<2:0> = 101b | 230 | 240 | 255 | mV   |
|                   |              | MFR_SPEC_14<2:0> = 110b | 270 | 280 | 300 | mV   |
|                   |              | MFR_SPEC_14<2:0> = 111b | 305 | 320 | 335 | mV   |

### 7.5.8.1 (D7h) MFR\_SPECIFIC\_07

The MFR\_SPECIFIC\_07 command is used to configure the internal loop compensation for both channels. The MFR\_SPECIFIC\_07 command must be accessed through Write Word/Read Word transactions.

MFR\_SPECIFIC\_07 is a paged register. In order to access MFR\_SPECIFIC\_07 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_07 register for channel B, PAGE must be set to 01h.

#### MFR\_SPECIFIC\_07

| 15      | 14 | 13       | 12 | 11     | 10 | 9  | 8  |
|---------|----|----------|----|--------|----|----|----|
| R       | R  | RW       | RW | RW     | RW | RW | RW |
| 0       | 0  | INT_GAIN |    | INT_TC |    |    |    |
| 7       | 6  | 5        | 4  | 3      | 2  | 1  | 0  |
| RW      | RW | RW       | RW | RW     | RW | RW | RW |
| AC_GAIN |    | ACLL     |    |        |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-21. MFR\_SPECIFIC\_07 Register Field Descriptions**

| Bit   | Field    | Type | Reset | Description                            |
|-------|----------|------|-------|--|
| 15:14 | Not used | R    | 0     | Not used and set to 0.                 |
| 13:12 | INT_GAIN | RW   | NVM   | Integration path gain. See 表 7-22.     |
| 11:8  | INT_TC   | RW   | NVM   | Integration time constant. See 表 7-23. |
| 7:6   | AC_GAIN  | RW   | NVM   | AC path gain. See 表 7-24.              |
| 5:0   | ACLL     | RW   | NVM   | AC Load Line. See 表 7-25.              |

**表 7-22. Integration path gain settings**

| INT_GAIN (binary) | Integration path gain (V/V)   |
|-------------------|-------------------------------|
| 00b               | $2 \times \text{AC\_GAIN}$    |
| 01b               | $1 \times \text{AC\_GAIN}$    |
| 10b               | $0.66 \times \text{AC\_GAIN}$ |
| 11b               | $0.5 \times \text{AC\_GAIN}$  |

**表 7-23. Integration time constant settings**

| INT_TC (binary) | Time constant ( $\mu\text{s}$ ) |
|-----------------|---------------------------------|
| 0000b           | 5                               |
| 0001b           | 10                              |
| 0010b           | 15                              |
| 0011b           | 20                              |
| 0100b           | 25                              |
| 0101b           | 30                              |
| 0110b           | 35                              |
| 0111b           | 40                              |
| 1000b           | 1                               |
| 1001b           | 2                               |
| 1010b           | 3                               |
| 1011b           | 4                               |
| 1100b           | 5                               |
| 1101b           | 6                               |
| 1110b           | 7                               |

表 7-23. Integration time constant settings (continued)

| INT_TC (binary) | Time constant ( $\mu$ s) |
|-----------------|--------------------------|
| 1111b           | 8                        |

表 7-24. AC path gain settings

| AC_GAIN (binary) | AC path gain (V/V) |
|------------------|--------------------|
| 00b              | 1                  |
| 01b              | 1.5                |
| 10b              | 2                  |
| 11b              | 0.5                |

表 7-25. AC load line settings

| Bin | ACLL (hex) | AC Load line ( $m\Omega$ ) | Bin | ACLL (hex) | AC Load line ( $m\Omega$ ) |
|-----|------------|----------------------------|-----|------------|----------------------------|
| 0   | 00h        | 0.0000                     | 32  | 20h        | 1.6250                     |
| 1   | 01h        | 0.1250                     | 33  | 21h        | 1.7500                     |
| 2   | 02h        | 0.2500                     | 34  | 22h        | 1.8750                     |
| 3   | 03h        | 0.3125                     | 35  | 23h        | 1.9375                     |
| 4   | 04h        | 0.3750                     | 36  | 24h        | 2.000                      |
| 5   | 05h        | 0.4375                     | 37  | 25h        | 2.0625                     |
| 6   | 06h        | 0.5000                     | 38  | 26h        | 2.1250                     |
| 7   | 07h        | 0.5625                     | 39  | 27h        | 2.1875                     |
| 8   | 08h        | 0.6250                     | 40  | 28h        | 2.2500                     |
| 9   | 09h        | 0.7500                     | 41  | 29h        | 2.375                      |
| 10  | 0Ah        | 0.7969                     | 42  | 2Ah        | 2.4218                     |
| 11  | 0Bh        | 0.8125                     | 43  | 2Bh        | 2.4375                     |
| 12  | 0Ch        | 0.8281                     | 44  | 2Ch        | 2.4531                     |
| 13  | 0Dh        | 0.8438                     | 45  | 2Dh        | 2.4687                     |
| 14  | 0Eh        | 0.8594                     | 46  | 2Eh        | 2.4843                     |
| 15  | 0Fh        | 0.8750                     | 47  | 2Fh        | 2.5000                     |
| 16  | 10h        | 0.8906                     | 48  | 30h        | 2.5156                     |
| 17  | 11h        | 0.9063                     | 49  | 31h        | 2.5312                     |
| 18  | 12h        | 0.9219                     | 50  | 32h        | 2.5468                     |
| 19  | 13h        | 0.9375                     | 51  | 33h        | 2.5625                     |
| 20  | 14h        | 0.9531                     | 52  | 34h        | 2.5781                     |
| 21  | 15h        | 0.9688                     | 53  | 35h        | 2.5937                     |
| 22  | 16h        | 0.9844                     | 54  | 36h        | 2.609                      |
| 23  | 17h        | 1.000                      | 55  | 37h        | 2.625                      |
| 24  | 18h        | 1.0156                     | 56  | 38h        | 2.6406                     |
| 25  | 19h        | 1.0313                     | 57  | 39h        | 2.6562                     |
| 26  | 1Ah        | 1.0469                     | 58  | 3Ah        | 2.6718                     |
| 27  | 1Bh        | 1.0625                     | 59  | 3Bh        | 2.6875                     |
| 28  | 1Ch        | 1.1250                     | 60  | 3Ch        | 2.750                      |
| 29  | 1Dh        | 1.2500                     | 61  | 3Dh        | 2.875                      |
| 30  | 1Eh        | 1.3750                     | 62  | 3Eh        | 3.000                      |
| 31  | 1Fh        | 1.5000                     | 63  | 3Fh        | 3.125                      |

### 7.5.8.2 (28h) VOUT\_DROOP

The VOUT\_DROOP command sets the rate, in mV/A ( $m\Omega$ ) at which the output voltage decreases (or increases) with increasing (or decreasing) output current for use with adaptive voltage positioning. This is also referred to as the DC Load Line (DCLL).

VOUT\_DROOP is a linear format command. The VOUT\_DROOP command must be accessed through Read Word/Write Word transactions.

VOUT\_DROOP is a paged register. In order to access VOUT\_DROOP for channel A, PAGE must be set to 00h. In order to access the VOUT\_DROOP register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

#### VOUT\_DROOP

| 15         | 14 | 13 | 12 | 11 | 10         | 9  | 8  |
|------------|----|----|----|----|------------|----|----|
| R          | R  | R  | R  | R  | RW         | RW | RW |
| VDROOP_EXP |    |    |    |    | VDROOP_MAN |    |    |
| 7          | 6  | 5  | 4  | 3  | 2          | 1  | 0  |
| RW         | RW | RW | RW | RW | RW         | RW | RW |
| VDROOP_MAN |    |    |    |    |            |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-26. VOUT\_DROOP Register Field Descriptions**

| Bit   | Field      | Type | Reset  | Description  |
|-------|------------|------|--------|--|
| 15:11 | VDROOP_EXP | R    | 11010b | Linear two's complement fixed exponent, - 6. LSB = 0.015625 $m\Omega$  |
| 10:0  | VDROOP_MAN | RW   | NVM    | Linear two's complement mantissa. See table of acceptable values below, note that Channel A and Channel B support different acceptable values of VOUT_DROOP. |

The table below summarizes the acceptable values of VOUT\_DROOP for channel A and channel B. Attempts to write any value other than those specified in the table below are treated as invalid data. The device ignores invalid data, sets the appropriate flags in STATUS\_CML and STATUS\_WORD and asserts the PMB\_ALERT to notify the system host of an invalid transaction.

**表 7-27. Acceptable VOUT\_DROOP Values**

| Bin | VOUT_DROOP (hex) | Supported by Channel A | Supported by Channel B | DC Load Line ( $m\Omega$ ) |
|-----|------------------|------------------------|------------------------|----------------------------|
| 0   | D000h            | Yes                    | Yes                    | 0                          |
| 1   | D008h            | Yes                    | Yes                    | 0.125                      |
| 2   | D010h            | Yes                    | Yes                    | 0.25                       |
| 3   | D014h            | Yes                    | Yes                    | 0.3125                     |
| 4   | D018h            | Yes                    | Yes                    | 0.375                      |
| 5   | D01Ch            | Yes                    | Yes                    | 0.4375                     |
| 6   | D020h            | Yes                    | Yes                    | 0.5                        |
| 7   | D024h            | Yes                    | Yes                    | 0.5625                     |
| 8   | D028h            | Yes                    | Yes                    | 0.625                      |
| 9   | D030h            | Yes                    | Yes                    | 0.7031                     |
| 10  | D033h            | Yes                    | Yes                    | 0.7969                     |
| 11  | D034h            | Yes                    | Yes                    | 0.8125                     |
| 12  | D035h            | Yes                    | Yes                    | 0.8281                     |
| 13  | D036h            | Yes                    | Yes                    | 0.8438                     |
| 14  | D037h            | Yes                    | Yes                    | 0.8594                     |

表 7-27. Acceptable VOUT\_DROOP Values (continued)

| Bin | VOUT_DROOP<br>(hex) | Supported by<br>Channel A | Supported by<br>Channel B | DC Load Line<br>(mΩ) |
|-----|---------------------|---------------------------|---------------------------|----------------------|
| 15  | D038h               | Yes                       | Yes                       | 0.875                |
| 16  | D039h               | Yes                       | No                        | 0.8906               |
| 17  | D03Ah               | Yes                       | No                        | 0.9063               |
| 18  | D03Bh               | Yes                       | No                        | 0.9219               |
| 19  | D03Ch               | Yes                       | No                        | 0.9375               |
| 20  | D03Dh               | Yes                       | No                        | 0.9531               |
| 21  | D03Eh               | Yes                       | No                        | 0.9688               |
| 22  | D03Fh               | Yes                       | No                        | 0.9844               |
| 23  | D040h               | Yes                       | No                        | 1                    |
| 24  | D041h               | Yes                       | No                        | 1.0156               |
| 25  | D042h               | Yes                       | No                        | 1.0313               |
| 26  | D043h               | Yes                       | No                        | 1.0469               |
| 27  | D044h               | Yes                       | No                        | 1.0625               |
| 28  | D048h               | Yes                       | No                        | 1.125                |
| 29  | D050h               | Yes                       | No                        | 1.25                 |
| 30  | D058h               | Yes                       | No                        | 1.375                |
| 31  | D060h               | Yes                       | No                        | 1.5                  |
| 32  | D068h               | Yes                       | No                        | 1.625                |
| 33  | D070h               | Yes                       | No                        | 1.75                 |
| 34  | D078h               | Yes                       | No                        | 1.875                |
| 35  | D07Ch               | Yes                       | No                        | 1.9375               |
| 36  | D080h               | Yes                       | No                        | 2                    |
| 37  | D084h               | Yes                       | No                        | 2.0625               |
| 38  | D088h               | Yes                       | No                        | 2.125                |
| 39  | D08Ch               | Yes                       | No                        | 2.1875               |
| 40  | D090h               | Yes                       | No                        | 2.25                 |
| 41  | D098h               | Yes                       | No                        | 2.328                |
| 42  | D09Bh               | Yes                       | No                        | 2.4218               |
| 43  | D09Ch               | Yes                       | No                        | 2.4375               |
| 44  | D09Dh               | Yes                       | No                        | 2.4531               |
| 45  | D09Eh               | Yes                       | No                        | 2.4687               |
| 46  | D09Fh               | Yes                       | No                        | 2.4843               |
| 47  | D0A0h               | Yes                       | No                        | 2.5                  |
| 48  | D0A1h               | Yes                       | No                        | 2.5156               |
| 49  | D0A2h               | Yes                       | No                        | 2.5312               |
| 50  | D0A3h               | Yes                       | No                        | 2.5468               |
| 51  | D0A4h               | Yes                       | No                        | 2.5625               |
| 52  | D0A5h               | Yes                       | No                        | 2.5781               |
| 53  | D0A6h               | Yes                       | No                        | 2.5937               |
| 54  | D0A7h               | Yes                       | No                        | 2.609                |
| 55  | D0A8h               | Yes                       | No                        | 2.625                |
| 56  | D0A9h               | Yes                       | No                        | 2.6406               |
| 57  | D0AAh               | Yes                       | No                        | 2.6562               |
| 58  | D0ABh               | Yes                       | No                        | 2.6718               |
| 59  | D0ACh               | Yes                       | No                        | 2.6875               |

**表 7-27. Acceptable VOUT\_DROOP Values (continued)**

| Bin | VOUT_DROOP (hex) | Supported by Channel A | Supported by Channel B | DC Load Line (mΩ) |
|-----|------------------|------------------------|------------------------|-------------------|
| 60  | D0B0h            | Yes                    | No                     | 2.75              |
| 61  | D0B8h            | Yes                    | No                     | 2.875             |
| 62  | D0C0h            | Yes                    | No                     | 3                 |
| 63  | D0C8h            | Yes                    | No                     | 3.125             |

## 7.5.9 Converter Protection and Response

The TPSM831D31 supports a variety of power supply protection features. The table below summarizes these protection features, and their related PMBus registers. See the following sections for more details.

**表 7-28. TPSM831D31 Protection and Response**

|                                | Threshold           |                                  | Response                      |                             |
|--------------------------------|---------------------|----------------------------------|-------------------------------|-----------------------------|
|                                | Command Name        | Default Value                    | Command Name                  | Default Value               |
| Output Voltage                 |                     |                                  |                               |                             |
| Over-Voltage Protection        | VOUT_OV_FAULT_LIMIT | 1.520 V (Ch A)<br>1.520 V (Ch B) | VOUT_OV_FAULT_RESPONSE        | Shutdown,<br>do not restart |
| Maximum Allowed Output Voltage | VOUT_MAX            | 1.520 V (Ch A)<br>1.520 V (Ch B) | Refer to Register Description |                             |
| Under-Voltage Protection       | VOUT_UV_FAULT_LIMIT | 0.000 V (Ch A)<br>0.000 V (Ch B) | VOUT_UV_FAULT_RESPONSE        | Shutdown,<br>do not restart |
| Minimum Allowed Output Voltage | VOUT_MIN            | 0.000 V (Ch A)<br>0.000 V (Ch B) | Refer to Register Description |                             |
| Output Current                 |                     |                                  |                               |                             |
| Over-Current Protection        | IOUT_OC_FAULT_LIMIT | 180 A (Ch A)<br>60 A (Ch B)      | IOUT_OC_FAULT_RESPONSE        | Shutdown,<br>do not restart |
| Over-Current Warning           | IOUT_OC_WARN_LIMIT  | 120 A (Ch A)<br>40 A (Ch B)      | N/A. Warning Only.            |                             |
| Input Voltage                  |                     |                                  |                               |                             |
| Turn-On Threshold              | VIN_ON              | 7.25 V                           | N/A                           |                             |
| Over-Voltage Protection        | VIN_OV_FAULT_LIMIT  | 17.000 V                         | VIN_OV_FAULT_RESPONSE         | Continue<br>Uninterrupted   |
| Under-Voltage Protection       | VIN_UV_FAULT_LIMIT  | 6.50 V                           | VIN_UV_FAULT_RESPONSE         | Shutdown,<br>do not restart |
| Input Current                  |                     |                                  |                               |                             |
| Over-Current Protection        | IIN_OC_FAULT_LIMIT  | 40.0 A                           | IIN_OC_FAULT_RESPONSE         | Shutdown,<br>do not restart |
| Over-Current Warning           | IIN_OC_WARN_LIMIT   | 32.0 A                           | N/A. Warning Only             |                             |
| Temperature                    |                     |                                  |                               |                             |
| Over-Temperature Protection    | OT_FAULT_LIMIT      | 135 °C (Ch A)<br>135 °C (Ch B)   | OT_FAULT_RESPONSE             | Shutdown,<br>do not restart |
| Over-Temperature Warning       | OT_WARN_LIMIT       | 105 °C (Ch A)<br>105 °C (Ch B)   | N/A. Warning Only.            |                             |

### 7.5.10 Output Overvoltage Protection and Response

The output overvoltage thresholds track the configured maximum output voltage, VOUT\_MAX, with a fixed offset, and may be read back in VID format via the read-only [VOUT\\_OV\\_FAULT\\_LIMIT](#) command. The converter response to an overvoltage fault is configured by the read-only [VOUT\\_OV\\_FAULT\\_RESPONSE](#) command.

#### 7.5.10.1 (40h) VOUT\_OV\_FAULT\_LIMIT

The VOUT\_OV\_FAULT\_LIMIT is used to read back the value of the output voltage measured at the sense or output pins that causes an output overvoltage fault in VID format. VOUT\_OV\_FAULT\_LIMIT is a VID format command, and must be accessed through Read Word/Write Word transactions. VOUT\_OV\_FAULT\_LIMIT is a paged register. In order to access VOUT\_OV\_FAULT\_LIMIT for channel A, PAGE must be set to 00h. In order to access the VOUT\_OV\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

**VOUT\_OV\_FAULT\_LIMIT**

| 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|----|----|----|----|----|---|---|
| R          | R  | R  | R  | R  | R  | R | R |
| 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 |
| 7          | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| R          | R  | R  | R  | R  | R  | R | R |
| VO_OVF_VID |    |    |    |    |    |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-29. VOUT\_OV\_FAULT\_LIMIT Register Field Descriptions**

| Bit | Field      | Type | Reset      | Description                                       |
|-----|------------|------|------------|---|
| 7:0 | VO_OVF_VID | R    | See below. | Read-only overvoltage fault limit, in VID format. |

When the 5-mV DAC mode VID table is selected via MFR\_SPECIFIC\_13, the device sets VOUT\_OV\_FAULT\_LIMIT register to FFh. When the 10-mV DAC mode VID table is enabled, the device determines VOUT\_OV\_FAULT\_LIMIT according to the value of VOUT\_MAX, and applies a fixed offset value.

#### 7.5.10.2 (41h) VOUT\_OV\_FAULT\_RESPONSE

The VOUT\_OV\_FAULT\_RESPONSE instructs the device on what action to take in response to an output overvoltage fault. The VOUT\_OV\_FAULT\_RESPONSE command must be accessed through Read Byte transactions. The VOUT\_OV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command affects both channels regardless of the PAGE command.

Upon triggering the over-voltage fault, the device is latched off, and:

- sets the VOUT\_OV\_FAULT bit in the STATUS\_BYTE
- sets the VOUT bit in the STATUS\_WORD
- sets the VOUT\_OV\_FAULT bit in the STATUS\_VOUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set)

**VOUT\_OV\_FAULT\_RESPONSE**

| 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|---|---|---|---|---|---|---|
| R          | R | R | R | R | R | R | R |
| VO_OV_RESP |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only



**表 7-30. VOUT\_OV\_FAULT\_RESPONSE Register Field Descriptions**

| Bit | Field      | Type | Reset | Description   |
|-----|------------|------|-------|---|
| 7:0 | VO_OV_RESP | R    | 80h   | 80h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device. |

### 7.5.11 Maximum Allowed Output Voltage Setting

The **VOUT\_MAX** command sets an upper limit on the output voltage that the unit may be commanded to, regardless of an other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level.

#### 7.5.11.1 (24h) VOUT\_MAX

The VOUT\_MAX command sets an upper limit on the output voltage that the unit may be commanded to, regardless of an other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level. VOUT\_MAX is a VID format command, and must be accessed through Read Word/Write Word transactions. VOUT\_MAX is a paged register. In order to access VOUT\_MAX for channel A, PAGE must be set to 00h. In order to access the VOUT\_COMMAND register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

The device detects that an attempt has been made to program the output to a voltage greater than the value set by the VOUT\_MAX command. Attempts to program the output voltage greater than VOUT\_MAX can include VOUT\_COMMAND attempts, and margin events while the VOUT\_MARGIN\_HIGH/VOUT\_MARGIN\_LOW values exceed the value of VOUT\_MAX. The device treats these events as warning conditions and not as fault conditions. If an attempt is made to program the output voltage higher than the limit set by the VOUT\_MAX command, the device:

- clamps the commanded output voltage to VOUT\_MAX,
- sets the OTHER bit in the STATUS\_BYTE,
- sets the VOUT bit in the STATUS\_WORD,
- sets the VOUT\_MAX warning bit in the STATUS\_VOUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set).

It is important for the user to program this register according to the maximum output voltage the device can support.

#### VOUT\_MAX

|              |    |    |    |    |    |    |    |
|--------------|----|----|----|----|----|----|----|
| 15           | 14 | 13 | 12 | 11 | 10 | 9  | 8  |
| R            | R  | R  | R  | R  | R  | R  | R  |
| 0            | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 7            | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| RW           | RW | RW | RW | RW | RW | RW | RW |
| VOUT_MAX_VID |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-31. VOUT\_MAX Register Field Descriptions**

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 7:0 | VOUT_MAX_VID | RW   | NVM   | Used to set the maximum VOUT of the device in VID format. |

### 7.5.12 Output Undervoltage Protection and Response

The output undervoltage protection threshold is configured based on commanded output voltage, VOUT\_COMMAND, including the shift due to the DC load line, and a fixed offset. The undervoltage threshold may be read back in VID format via the read-only [VOUT\\_UV\\_FAULT\\_LIMIT](#) command. The converter response to an overvoltage fault is configured by the read-only [VOUT\\_UV\\_FAULT\\_RESPONSE](#) command.

#### 7.5.12.1 (44h) VOUT\_UV\_FAULT\_LIMIT

The VOUT\_UV\_FAULT\_LIMIT is used to read back the value of the output voltage measured at the sense or output pins that causes an output undervoltage fault in VID format. VOUT\_UV\_FAULT\_LIMIT is a VID format command, and must be accessed through Read Word transactions. VOUT\_UV\_FAULT\_LIMIT is a paged register. In order to access VOUT\_UV\_FAULT\_LIMIT for channel A, PAGE must be set to 00h. In order to access the VOUT\_UV\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

#### VOUT\_UV\_FAULT\_LIMIT

| 15         | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
|------------|----|----|----|----|----|---|---|
| R          | R  | R  | R  | R  | R  | R | R |
| 0          | 0  | 0  | 0  | 0  | 0  | 0 | 0 |
| 7          | 6  | 5  | 4  | 3  | 2  | 1 | 0 |
| R          | R  | R  | R  | R  | R  | R | R |
| VO_UVF_VID |    |    |    |    |    |   |   |

LEGEND: R/W = Read/Write; R = Read only

表 7-32. VOUT\_UV\_FAULT\_LIMIT Register Field Descriptions

| Bit | Field      | Type | Reset      | Description  |
|-----|------------|------|------------|--|
| 7:0 | VO_UVF_VID | R    | See below. | Read-only undervoltage fault limit, in VID format. |

#### 7.5.12.2 (45h) VOUT\_UV\_FAULT\_RESPONSE

The VOUT\_UV\_FAULT\_RESPONSE instructs the device on what action to take in response to an output undervoltage fault.

Upon triggering the undervoltage fault, the device:

- sets the OTHER bit in the STATUS\_BYTE
- sets the VOUT bit in the STATUS\_WORD
- sets the VOUT\_UV\_FAULT bit in the STATUS\_VOUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set)

The VOUT\_UV\_FAULT\_RESPONSE command must be accessed through Read Byte/Write Byte transactions.

The VOUT\_UV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command affects both channels regardless of the PAGE command.

#### VOUT\_UV\_FAULT\_RESPONSE

| 7          | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|------------|----|----|----|----|----|----|----|
| RW         | RW | RW | RW | RW | RW | RW | RW |
| VO_UV_RESP |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-33. VOUT\_UV\_FAULT\_RESPONSE Register Field Descriptions**

| Bit | Field      | Type | Reset | Description  |
|-----|------------|------|-------|--|
| 7:0 | VO_UV_RESP | RW   | NVM   | 00h: Ignore. The controller sets the appropriate status bits, and alerts the host, and continues converting power.<br>BAh: Shutdown and restart. The controller shuts down the channel on which the fault occurred, and attempts to restart after a delay of 20 ms. This process occurs continuously until the condition causing the fault has been removed, or the controller has been disabled.<br>80h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device. |

### 7.5.13 Minimum Allowed Output Voltage Setting

The **VOUT\_MIN** command sets a lower bound on the output voltage to which the unit can be commanded, regardless of any other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level rather than to be the primary output under voltage protection.

#### 7.5.13.1 (2Bh) VOUT\_MIN

The VOUT\_MIN command sets a lower bound on the output voltage to which the unit can be commanded, regardless of any other commands or combinations. The intent of this command is to provide a safeguard against a user accidentally setting the output voltage to a possibly destructive level rather than to be the primary output under voltage protection. VOUT\_MIN is a VID format command, and must be accessed through Read Word/Write Word transactions. VOUT\_MIN is a paged register. In order to access VOUT\_MIN for channel A, PAGE must be set to 00h. In order to access the VOUT\_MIN register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

If an attempt is made to program the output voltage lower than the limit set by this command, the device:

- clamps the commanded output voltage to VOUT\_MIN
- sets the OTHER bit in the STATUS\_BYTE
- sets the VOUT bit in the STATUS\_WORD
- sets the VOUT\_MIN warning bit in the STATUS\_VOUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set).

#### VOUT\_MIN

|              |    |    |    |    |    |    |    |
|--------------|----|----|----|----|----|----|----|
| 15           | 14 | 13 | 12 | 11 | 10 | 9  | 8  |
| R            | R  | R  | R  | R  | R  | R  | R  |
| 0            | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| 7            | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| RW           | RW | RW | RW | RW | RW | RW | RW |
| VOUT_MIN_VID |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-34. VOUT\_MIN Register Field Descriptions**

| Bit | Field        | Type | Reset | Description   |
|-----|--------------|------|-------|---|
| 7:0 | VOUT_MIN_VID | RW   | NVM   | Sets a lower bound for output voltage programming for the active PAGE, is set to in VID format. |

### 7.5.14 Output Overcurrent Protection and Response

Overcurrent thresholds are configured using the [IOUT\\_OC\\_FAULT\\_LIMIT](#). When the overcurrent fault threshold is reached, the converter will respond according to the settings in [IOUT\\_OC\\_FAULT\\_RESPONSE](#). The [IOUT\\_OC\\_WARN\\_LIMIT](#) may also be used to configure an information-only overcurrent warning, which triggers prior to an overcurrent fault. Note, that the MFR\_SPECIFIC\_00 command, not listed below, also contains settings for per-phase overcurrent limits. Refer to the device [Technical Reference Manual](#) for more information.

#### 7.5.14.1 (46h) IOUT\_OC\_FAULT\_LIMIT

The IOUT\_OC\_FAULT\_LIMIT command sets the value of the total output current, in amperes, that causes the over-current detector to indicate an over-current fault condition. The command has two data bytes and the data format is Linear as shown in the table below. The units are amperes. IOUT\_OC\_FAULT\_LIMIT is a linear format command, and must be accessed through Read Word/Write Word transactions. IOUT\_OC\_FAULT\_LIMIT is a paged register. In order to access IOUT\_OC\_FAULT\_LIMIT command for channel A, PAGE must be set to 00h. In order to access IOUT\_OC\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

| IOUT_OC_FAULT_LIMIT |    |    |    |    |           |    |    |
|---------------------|----|----|----|----|-----------|----|----|
| 15                  | 14 | 13 | 12 | 11 | 10        | 9  | 8  |
| R                   | R  | R  | R  | R  | RW        | RW | RW |
| IOOCF_EXP           |    |    |    |    | IOOCF_MAN |    |    |
| 7                   | 6  | 5  | 4  | 3  | 2         | 1  | 0  |
| RW                  | RW | RW | RW | RW | RW        | RW | RW |
| IOOCF_MAN           |    |    |    |    |           |    |    |

LEGEND: R/W = Read/Write; R = Read only

表 7-35. IOUT\_OC\_FAULT\_LIMIT Register Field Descriptions

| Bit   | Field     | Type | Reset      | Description                                      |
|-------|-----------|------|------------|--|
| 15:11 | IOOCF_EXP | R    | 00000b     | Linear two's complement exponent, 0. LSB = 1.0 A |
| 10:0  | IOOCF_MAN | RW   | See below. | Linear two's complement mantissa                 |

At power-on, or after a RESTORE\_DEFAULT\_ALL operation, the device loads the IOUT\_OC\_FAULT\_LIMIT command with the value of IOUT\_MAX × 1.50. The IOUT\_MAX bits for each channel are stored in MFR\_SPECIFIC\_10 (PAGE 0 for channel A, PAGE 1 for channel B). IOUT\_OC\_FAULT\_LIMIT may be changed during operation, but returns to this value on reset.

#### 7.5.14.2 (4Ah) IOUT\_OC\_WARN\_LIMIT

The IOUT\_OC\_WARN\_LIMIT command sets the value of the output current, in amperes, that causes the over-current detector to indicate an over-current warning condition. IOUT\_OC\_WARN\_LIMIT is a linear format command, and must be accessed through Read Word/Write Word transactions. IOUT\_OC\_WARN\_LIMIT is a paged register. In order to access IOUT\_OC\_WARN\_LIMIT command for channel A, PAGE must be set to 00h. In order to access IOUT\_OC\_WARN\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

Upon triggering the overcurrent warning, the device:

- sets the OTHER bit in the STATUS\_BYTE
- sets the IOUT bit in the STATUS\_WORD
- sets the IOUT Over current Warning bit in the STATUS\_IOUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set)

### IOUT\_OC\_WARN\_LIMIT

|           |    |    |    |    |           |    |    |
|-----------|----|----|----|----|-----------|----|----|
| 15        | 14 | 13 | 12 | 11 | 10        | 9  | 8  |
| R         | R  | R  | R  | R  | RW        | RW | RW |
| IOOCW_EXP |    |    |    |    | IOOCW_MAN |    |    |
| 7         | 6  | 5  | 4  | 3  | 2         | 1  | 0  |
| RW        | RW | RW | RW | RW | RW        | RW | RW |
| IOOCW_MAN |    |    |    |    |           |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-36. IOUT\_OC\_WARN\_LIMIT Register Field Descriptions**

| Bit   | Field     | Type | Reset      | Description                                      |
|-------|-----------|------|------------|--|
| 15:11 | IOOCW_EXP | R    | 00000b     | Linear two's complement exponent, 0. LSB = 1.0 A |
| 10:0  | IOOCW_MAN | RW   | See below. | Linear two's complement mantissa.                |

At power-on, or after a RESTORE\_DEFAULT\_ALL operation, the device loads the IOUT\_OC\_WARN\_LIMIT command with the value of IOUT\_MAX. The IOUT\_MAX bits for each channel are stored in MFR\_SPECIFIC\_10 (PAGE 0 for channel A, PAGE 1 for channel B). IOUT\_OC\_WARN\_LIMIT may be changed during operation, but returns to this value on reset.

#### 7.5.14.3 (47h) IOUT\_OC\_FAULT\_RESPONSE

The IOUT\_OC\_FAULT\_RESPONSE instructs the device on what action to take in response to an output over-current fault. The IOUT\_OC\_FAULT\_RESPONSE command must be accessed through Read Byte/Write Byte transactions. The IOUT\_OC\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command affects both channels regardless of the PAGE command.

#### 备注

IOUT\_OC\_WARN\_LIMIT maximum default value is 180A for VOUTA and 60A for VOUTB. If an application maximum load current is less than 180A, IOUT\_OC\_WARN\_LIMIT needs to change as the default maximum load current value is restored each time after power-on or RESTORE\_DEFAULT\_ALL operation.

Upon triggering the over-current fault, the device is latched off, and:

- sets the IOUT\_OC\_FAULT bit in the STATUS\_BYTE
- sets the IOUT bit in the STATUS\_WORD
- sets the IOUT\_OC\_FAULT bit in the STATUS\_IOUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set)

### IOUT\_OC\_FAULT\_RESPONSE

|            |    |    |    |    |    |    |    |
|------------|----|----|----|----|----|----|----|
| 7          | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| RW         | RW | RW | RW | RW | RW | RW | RW |
| IO_OC_RESP |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

表 7-37. IOUT\_OC\_FAULT\_RESPONSE Register Field Descriptions

| Bit | Field      | Type | Reset | Description  |
|-----|------------|------|-------|--|
| 7:0 | IO_OC_RESP | RW   | NVM   | <p>C0h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device.</p> <p>FAh: Shutdown and restart. The controller will shutdown the channel on which the fault occurred, and attempt to restart 20ms later. This will occur continuously until the condition causing the fault has disappeared, or the controller has been disabled.</p> |

## 7.5.14.4 Per Phase Overcurrent Limit Thresholds

表 7-38. OCL

| PARAMETER          |   | TEST CONDITIONS                   | MIN  | TYP  | MAX  | UNIT |
|--------------------|---|-----------------------------------|------|------|------|------|
| I <sub>OCLAx</sub> | Phase OCL levels for Channel A (ACSPx-VREF), valley current limit | MFR_SPEC_00<3:0>, (PAGE0) = 0000b | 12.5 | 14.5 | 16.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 0001b | 16.5 | 18.5 | 20.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 0010b | 20.5 | 22.5 | 24.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 0011b | 24.5 | 26.5 | 28.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 0100b | 28.5 | 30.5 | 32.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 0101b | 32.5 | 34.5 | 36.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 0110b | 36.5 | 38.5 | 40.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 0111b | 40.5 | 42.5 | 44.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1000b | 44.5 | 46.5 | 48.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1001b | 48.5 | 50.5 | 52.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1010b | 52.5 | 54.5 | 56.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1011b | 56.5 | 58.5 | 60.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1100b | 60.5 | 62.5 | 64.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1101b | 64.5 | 66.5 | 68.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1110b | 68.5 | 70.5 | 72.5 | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE0) = 1111b | 72.5 | 74.5 | 76.5 | A    |
| I <sub>OCLBx</sub> | Phase OCL levels for Channel B (BCSPx-VREF), valley current limit | MFR_SPEC_00<3:0>, (PAGE1) = 0000b | 12   | 14   | 16   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 0001b | 16   | 18   | 20   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 0010b | 20   | 22   | 24   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 0011b | 24   | 26   | 28   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 0100b | 28   | 30   | 32   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 0101b | 32   | 34   | 36   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 0110b | 36   | 38   | 40   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 0111b | 40   | 42   | 44   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1000b | 44   | 46   | 48   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1001b | 48   | 50   | 52   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1010b | 52   | 54   | 56   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1011b | 56   | 58   | 60   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1100b | 60   | 62   | 64   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1101b | 64   | 66   | 68   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1110b | 68   | 70   | 72   | A    |
|                    |   | MFR_SPEC_00<3:0>, (PAGE1) = 1111b | 72   | 74   | 76   | A    |

## 7.5.15 Input Under-Voltage Lockout (UVLO)

The TPSM831D31 may not start converting power until the power stage input voltage reaches the level specified by [VIN\\_ON](#).

### 7.5.15.1 (35h) VIN\_ON

The VIN\_ON command sets the value of the input voltage, in Volts, at which the unit should start power conversion. This command has two data bytes encoded in linear data format, and must be accessed through Read Word/Write Word transactions. The VIN\_ON command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command. The supported range for VIN\_ON is from 4.0 V volts to 11.25 Volts.

#### VIN\_ON

| 15        | 14 | 13 | 12 | 11 | 10        | 9  | 8  |
|-----------|----|----|----|----|-----------|----|----|
| R         | R  | R  | R  | R  | RW        | RW | RW |
| VINON_EXP |    |    |    |    | VINON_MAN |    |    |
| 7         | 6  | 5  | 4  | 3  | 2         | 1  | 0  |
| RW        | RW | RW | RW | RW | RW        | RW | RW |
| VINON_MAN |    |    |    |    |           |    |    |

LEGEND: R/W = Read/Write; R = Read only

表 7-39. VIN\_ON Register Field Descriptions

| Bit   | Field     | Type | Reset  | Description   |
|-------|-----------|------|--------|---|
| 15:11 | VINON_EXP | R    | 11110b | Linear two's complement exponent, – 2. LSB = 0.25 V                         |
| 10:0  | VINON_MAN | RW   | NVM    | Linear two's complement mantissa. See the table of acceptable values below. |

表 7-40. Acceptable Values of VIN\_ON

| VIN_ON (hex) | Turn-On Voltage (V) |
|--------------|---------------------|
| F01Dh        | 7.25                |
| F021h        | 8.25                |
| F025h        | 9.25                |
| F029h        | 10.25               |
| F02Dh        | 11.25               |

表 7-41. VIN Undervoltage Fault Limits

| VIN_UV_FAULT_LIMIT (hex) | Fault Threshold (V) |
|--------------------------|---------------------|
| F80Fh                    | 7.5                 |
| F811h                    | 8.5                 |
| F813h                    | 9.5                 |
| F815h                    | 10.5                |
| F817h                    | 11.5                |

## 7.5.16 Input Over-Voltage Protection and Response

The TPSM831D31 provides protection from input transients via the [VIN\\_OV\\_FAULT\\_LIMIT](#) and [VIN\\_OV\\_FAULT\\_RESPONSE](#) commands.

### 7.5.16.1 (55h) VIN\_OV\_FAULT\_LIMIT

The VIN\_OV\_FAULT\_LIMIT command sets the value of the input voltage that causes an input overvoltage fault. VIN\_OV\_FAULT\_LIMIT is a linear format command, and must be accessed through Read Word/Write Word

transactions. The VIN\_OV\_FAULT\_LIMIT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

#### VIN\_OV\_FAULT\_LIMIT

| 15          | 14 | 13 | 12 | 11 | 10          | 9  | 8  |
|-------------|----|----|----|----|-------------|----|----|
| R           | R  | R  | R  | R  | RW          | RW | RW |
| VIN_OVF_EXP |    |    |    |    | VIN_OVF_MAN |    |    |
| 7           | 6  | 5  | 4  | 3  | 2           | 1  | 0  |
| RW          | RW | RW | RW | RW | RW          | RW | RW |
| VIN_OVF_MAN |    |    |    |    |             |    |    |

LEGEND: R/W = Read/Write; R = Read only

表 7-42. VIN\_OV\_FAULT\_LIMIT Register Field Descriptions

| Bit   | Field       | Type | Reset  | Description  |
|-------|-------------|------|--------|--|
| 15:11 | VIN_OVF_EXP | R    | 00000b | Linear two's complement exponent, 0. LSB = 1 V                                       |
| 10:0  | VIN_OVF_MAN | RW   | NVM    | Linear two's complement mantissa. Valid values of the mantissa range from 0d to 31d. |

#### 7.5.16.2 (56h) VIN\_OV\_FAULT\_RESPONSE

The VIN\_OV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an input overvoltage fault. The VIN\_OV\_FAULT\_RESPONSE command must be accessed through Read Byte transactions. The VIN\_OV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

In response to the VIN\_OV\_FAULT\_LIMIT being exceeded, the device:

- sets the OTHER bit in the STATUS\_BYTE
- sets the INPUT bit in the upper byte of the STATUS\_WORD
- sets the VIN\_OV\_FAULT bit in the STATUS\_INPUT register, and
- notifies the host (assert the PMB\_ALERT signal, if the corresponding mask bit in SMBALERT\_MASK is not set)

#### VIN\_OV\_FAULT\_RESPONSE

| 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|
| R           | R | R | R | R | R | R | R |
| VI_OVF_RESP |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only

表 7-43. VIN\_OV\_FAULT\_RESPONSE Register Field Descriptions

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7:0 | VI_OVF_RESP | R    | 00h   | 00h: Ignore. The controller will set the appropriate status bits, and alert the host, but continue converting power. |

#### 7.5.17 Input Undervoltage Protection and Response

The TPSM831D31 provides protection from input transients via the [VIN\\_UV\\_FAULT\\_LIMIT](#) and [VIN\\_UV\\_FAULT\\_RESPONSE](#) commands.

##### 7.5.17.1 (59h) VIN\_UV\_FAULT\_LIMIT

The VIN\_UV\_FAULT\_LIMIT command sets the value of the input voltage that causes an Input Under voltage Fault. This fault is masked until the input exceeds the value set by the VIN\_ON command for the first time, and the unit has been enabled. VIN\_UV\_FAULT\_LIMIT is a linear format command, and must be accessed through



Read Word/Write Word transactions. The VIN\_UV\_FAULT\_LIMIT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

#### VIN\_UV\_FAULT\_LIMIT

| 15          | 14 | 13 | 12 | 11 | 10          | 9  | 8  |
|-------------|----|----|----|----|-------------|----|----|
| RW          | RW | RW | RW | RW | RW          | RW | RW |
| VIN_UVF_EXP |    |    |    |    | VIN_UVF_MAN |    |    |
| 7           | 6  | 5  | 4  | 3  | 2           | 1  | 0  |
| RW          | RW | RW | RW | RW | RW          | RW | RW |
| VIN_UVF_MAN |    |    |    |    |             |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-44. VIN\_UV\_FAULT\_LIMIT Register Field Descriptions**

| Bit   | Field       | Type | Reset | Description   |
|-------|-------------|------|-------|---|
| 15:11 | VIN_UVF_EXP | RW   | NVM   | Linear two's complement exponent. See the table of acceptable values below. |
| 10:0  | VIN_UVF_MAN | RW   | NVM   | Linear two's complement mantissa. See the table of acceptable values below. |

**表 7-45. Acceptable Values of VIN\_UV\_FAULT\_LIMIT**

| VIN_UV_FAULT_LIMIT (hex) | VIN UVF Limit (V) |
|--------------------------|-------------------|
| F80Dh                    | 6.5               |
| F80Fh                    | 7.5               |
| F811h                    | 8.5               |
| F813h                    | 9.5               |
| F815h                    | 10.5              |
| F817h                    | 11.5              |

#### 7.5.17.2 (5Ah) VIN\_UV\_FAULT\_RESPONSE

The VIN\_UV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an input overvoltage fault. The VIN\_UV\_FAULT\_RESPONSE command must be accessed through Read Byte transactions. The VIN\_UV\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

In response to the VIN\_UV\_LIMIT being exceeded, the device:

- sets the OTHER bit in the STATUS\_BYTE
- sets the INPUT bit in the upper byte of the STATUS\_WORD
- sets the VIN\_UV\_FAULT bit in the STATUS\_INPUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set)

#### VIN\_UV\_FAULT\_RESPONSE

| 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|
| R           | R | R | R | R | R | R | R |
| VI_UVF_RESP |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-46. VIN\_UV\_FAULT\_RESPONSE Register Field Descriptions**

| Bit | Field       | Type | Reset | Description  |
|-----|-------------|------|-------|--|
| 7:0 | VI_UVF_RESP | R    | C0h   | C0h: Shutdown and restart when the fault condition is no longer present. |

## 7.5.18 Input Overcurrent Protection and Response

Input overcurrent protection is configured via the `IIN_OC_FAULT_LIMIT`, `IIN_OC_WARN_LIMIT` and `IIN_OC_FAULT_RESPONSE` commands.

### 7.5.18.1 (5Bh) IIN\_OC\_FAULT\_LIMIT

The `IIN_OC_FAULT_LIMIT` command sets the value of the input current, in amperes, that causes the input over current fault condition. `IIN_OC_FAULT_LIMIT` is a linear format command, and must be accessed through Read Word/Write Word transactions. The `IIN_OC_FAULT_LIMIT` command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the `PAGE` command.

**IIN\_OC\_FAULT\_LIMIT**

| 15          | 14 | 13 | 12 | 11 | 10          | 9  | 8  |
|-------------|----|----|----|----|-------------|----|----|
| R           | R  | R  | R  | R  | RW          | RW | RW |
| IIN_OCF_EXP |    |    |    |    | IIN_OCF_MAN |    |    |
| 7           | 6  | 5  | 4  | 3  | 2           | 1  | 0  |
| RW          | RW | RW | RW | RW | RW          | RW | RW |
| IIN_OCF_MAN |    |    |    |    |             |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-47. IIN\_OC\_FAULT\_LIMIT Register Field Descriptions**

| Bit   | Field       | Type | Reset      | Description  |
|-------|-------------|------|------------|--|
| 15:11 | IIN_OCF_EXP | R    | 11111b     | Linear two's complement format exponent, - 1. LSB = 0.5 A.                                       |
| 10:0  | IIN_OCF_MAN | RW   | See below. | Linear two's complement format mantissa. Acceptable values range from 0d (0 A) to 127d (63.5 A). |

During operation, the `IIN_OC_FAULT_LIMIT` may be changed to any valid value, as specified above. The `IIN_OC_FAULT_LIMIT` command has only limited NVM backup. The table below summarizes the values that `IIN_OC_FAULT_LIMIT` may be restored to following a reset, or `RESTORE_DEFAULT_ALL` operation.

**表 7-48. IIN\_OC\_FAULT\_LIMIT reset values**

| Hex Value            | IIN_OC_FAULT_LIMIT during NVM store operation | IIN_OC_FAULT_LIMIT following Reset/Restore Operation |
|----------------------|---|--|
| F810h                | 8 A   | 8 A  |
| F820h                | 16 A  | 16 A   |
| F830h                | 24 A  | 24 A   |
| F840h                | 32 A  | 32 A   |
| F850h                | 40 A  | 40 A   |
| F860h                | 48 A  | 48 A   |
| F870h                | 56 A  | 56 A   |
| F87Fh                | 63.5 A  | 63.5 A   |
| Any other valid data | Any other valid data                          | 63.5 A   |

### 7.5.18.2 (5Dh) IIN\_OC\_WARN\_LIMIT

The `IIN_OC_WARN_LIMIT` command sets the value of the input current, in amperes, that causes the input overcurrent warning condition. The `IIN_OC_WARN_LIMIT` command must be accessed through Read Word/Write Word transactions. The `IIN_OC_WARN_LIMIT` command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the `PAGE` command.

Upon triggering the over-current warning, the device:

- sets the `OTHER` bit in the `STATUS_BYTE`

- sets the INPUT bit in the STATUS\_WORD
- sets the IIN\_Over-current Warning bit in the STATUS\_INPUT register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set)

#### IIN\_OC\_WARN\_LIMIT

| 15          | 14 | 13 | 12 | 11 | 10          | 9  | 8  |
|-------------|----|----|----|----|-------------|----|----|
| R           | R  | R  | R  | R  | R           | R  | R  |
| IIN_OCW_EXP |    |    |    |    | IIN_OCW_MAN |    |    |
| 7           | 6  | 5  | 4  | 3  | 2           | 1  | 0  |
| R           | RW | RW | RW | RW | RW          | RW | RW |
| IIN_OCW_MAN |    |    |    |    |             |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-49. IIN\_OC\_FAULT\_LIMIT Register Field Descriptions**

| Bit   | Field       | Type | Reset      | Description  |
|-------|-------------|------|------------|--|
| 15:11 | IIN_OCW_EXP | R    | 11111b     | Linear two's complement format exponent, - 1. LSB = 0.5 A.                                       |
| 10:0  | IIN_OCW_MAN | RW   | See below. | Linear two's complement format mantissa. Acceptable values range from 0d (0 A) to 127d (63.5 A). |

During operation, the IIN\_OC\_FAULT\_LIMIT may be changed to any valid value, as specified above. The IIN\_OC\_FAULT\_LIMIT command has only limited NVM backup. The table below summarizes the values that IIN\_OC\_FAULT\_LIMIT may be restored to following a reset, or RESTORE\_DEFAULT\_ALL operation.

**表 7-50. IIN\_OC\_WARN\_LIMIT reset values**

| Hex Value            | IIN_OC_WARN_LIMIT during NVM store operation | IIN_OC_WARN_LIMIT following Reset/Restore Operation |
|----------------------|--|---|
| F810h                | 8 A  | 8 A   |
| F820h                | 16 A   | 16 A  |
| F830h                | 24 A   | 24 A  |
| F840h                | 32 A   | 32 A  |
| F850h                | 40 A   | 40 A  |
| F860h                | 48 A   | 48 A  |
| F870h                | 56 A   | 56 A  |
| F87Fh                | 63.5 A                                       | 63.5 A  |
| Any other valid data | Any other valid data                         | 63.5 A  |

#### 7.5.18.3 (5Ch) IIN\_OC\_FAULT\_RESPONSE

The IIN\_OC\_FAULT\_RESPONSE command instructs the device on what action to take in response to an input over-current fault. IIN\_OC\_FAULT\_RESPONSE command must be accessed through Read Byte transactions. The IIN\_OC\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

Upon triggering the input over-current fault, the device is latched off, and:

- sets the OTHER bit in the STATUS\_BYTE
- sets the INPUT bit in the STATUS\_WORD
- sets the IIN\_OC\_FAULT bit in the STATUS\_INPUT register, and
- notifies the host (asserts PMB\_ALERT and VR\_FAULT, if the corresponding mask bit in SMBALERT\_MASK is not set)

**IIN\_OC\_FAULT\_RESPONSE**

| 7           | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|
| R           | R | R | R | R | R | R | R |
| IIN_OC_RESP |   |   |   |   |   |   |   |

LEGEND: R/W = Read/Write; R = Read only

**表 7-51. IIN\_OC\_FAULT\_LIMIT Register Field Descriptions**

| Bit | Field       | Type | Reset | Description   |
|-----|-------------|------|-------|---|
| 7:0 | IIN_OC_RESP | R    | C0h   | C0h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device. |

**7.5.19 Overtemperature Protection and Response**

Overtemperature protection is configured via the [OT\\_FAULT\\_LIMIT](#), [OT\\_WARN\\_LIMIT](#) and [OT\\_FAULT\\_RESPONSE](#) commands.

**7.5.19.1 (4Fh) OT\_FAULT\_LIMIT**

The OT\_FAULT\_LIMIT command sets the value of the temperature limit, in degrees Celsius, that causes an overtemperature fault condition when the sensed temperature from the external sensor exceeds this limit. The default value is selected in MFR\_SPECIFIC\_13, using the OTF\_DFLT bit. Refer to the device *Technical Reference Manual* for more information. OT\_FAULT\_LIMIT is a linear format command, and must be accessed through Read Word/Write Word transactions. OT\_FAULT\_LIMIT is a paged register. In order to access OT\_FAULT\_LIMIT command for channel A, PAGE must be set to 00h. In order to access OT\_FAULT\_LIMIT register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

**OT\_FAULT\_LIMIT**

| 15      | 14 | 13 | 12 | 11 | 10      | 9  | 8  |
|---------|----|----|----|----|---------|----|----|
| R       | R  | R  | R  | R  | RW      | RW | RW |
| OTF_EXP |    |    |    |    | OTF_MAN |    |    |
| 7       | 6  | 5  | 4  | 3  | 2       | 1  | 0  |
| RW      | RW | RW | RW | RW | RW      | RW | RW |
| OTF_MAN |    |    |    |    |         |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-52. OT\_FAULT\_LIMIT Register Field Descriptions**

| Bit   | Field   | Type | Reset  | Description   |
|-------|---------|------|--------|---|
| 15:11 | OTF_EXP | R    | 00000b | Linear two's complement exponent, 0. LSB = 1 °C   |
| 10:0  | OTF_MAN | RW   | NVM    | Linear two's complement mantissa. The default OT_FAULT_LIMIT is set by the OTF_DFLT bit in MFR_SPECIFIC_13. |

**7.5.19.2 (51h) OT\_WARN\_LIMIT**

The OT\_WARN\_LIMIT command sets the over-temperature warning event indicator for unit at the desired temperature, in degrees Celsius. OT\_WARN\_LIMIT is a linear format command, and must be accessed through Read Word/Write Word transactions. OT\_WARN\_LIMIT is a paged register. In order to access OT\_WARN\_LIMIT command for channel A, PAGE must be set to 00h. In order to access OT\_WARN\_LIMIT

register for channel B, PAGE must be set to 01h. For simultaneous access of channels A and B, the PAGE command must be set to FFh.

In response to the OT\_WARN\_LIMIT being exceeded, the device:

- sets the TEMPERATURE bit in the STATUS\_BYTE
- sets the Over-temperature Warning bit in the STATUS\_TEMPERATURE register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set)

#### OT\_WARN\_LIMIT

| 15      | 14 | 13 | 12 | 11 | 10      | 9  | 8  |
|---------|----|----|----|----|---------|----|----|
| R       | R  | R  | R  | R  | RW      | RW | RW |
| OTW_EXP |    |    |    |    | OTW_MAN |    |    |
| 7       | 6  | 5  | 4  | 3  | 2       | 1  | 0  |
| RW      | RW | RW | RW | RW | RW      | RW | RW |
| OTW_MAN |    |    |    |    |         |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-53. OT\_WARN\_LIMIT Register Field Descriptions**

| Bit   | Field   | Type | Reset  | Description  |
|-------|---------|------|--------|--|
| 15:11 | OTF_EXP | R    | 00000b | Linear two's complement exponent, 0. LSB = 1 °C    |
| 10:0  | OTF_MAN | RW   | 105d   | Linear two's complement mantissa. Default = 105 °C |

#### 7.5.19.3 (50h) OT\_FAULT\_RESPONSE

The OT\_FAULT\_RESPONSE instructs the device on what action to take in response to an output over-temperature fault. The OT\_FAULT\_RESPONSE command must be accessed through Read Byte/Write Byte transactions. The OT\_FAULT\_RESPONSE command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

Upon triggering the over-temperature fault, the device is latched off, and:

- sets the TEMPERATURE bit in the STATUS\_BYTE
- sets the OT\_FAULT bit in the STATUS\_TEMPERATURE register, and
- notifies the host (asserts PMB\_ALERT, if the corresponding mask bit in SMBALERT\_MASK is not set).

#### OT\_FAULT\_RESPONSE

| 7        | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|----------|----|----|----|----|----|----|----|
| RW       | RW | RW | RW | RW | RW | RW | RW |
| OTF_RESP |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-54. OT\_FAULT\_RESPONSE Register Field Descriptions**

| Bit | Field    | Type | Reset | Description   |
|-----|----------|------|-------|---|
| 7:0 | OTF_RESP | RW   | NVM   | 80h: Latch-off and do not restart. To clear a shutdown event due to a fault event, the user must toggle the AVR_EN/BEN pin and/or the ON bit in OPERATION, per the settings in ON_OFF_CONFIG, or power cycle the bias power to the V3P3 pin of the controller device.<br>C0h: Shutdown and restart when the fault condition is no longer present. |

### 7.5.20 Dynamic Phase Shedding (DPS)

The dynamic phase shedding (DPS) feature allows the TPSM831D31 to dynamically select the number of operational phases for each channel, based on the total output current. This increases the total converter efficiency by reducing unnecessary switching losses when the output current is low enough to be supported by a fewer number of phases, than are available in hardware. The [MFR\\_SPECIFIC\\_14](#) and [MFR\\_SPECIFIC\\_15](#) commands may be used to configure dynamic phase shedding behavior and thresholds.

The DPS\_EN bit in [MFR\\_SPECIFIC\\_14](#) may be used to enable or disable dynamic phase shedding. Un-setting (writing to 0b) this bit forces each channel to use the maximum number of available phases, regardless of the output current. DPS is disabled as the factory default.

The phase add/drop thresholds, at which phases are added or dropped are configured based on the peak efficiency point per phase. For a given switching frequency/duty cycle, the efficiency of an individual power stage has a "peak" point, at which switching losses become less significant and conduction losses begin to dominate. For a multiphase converter, the optimum efficiency is achieved when all of the power stages operate as close as possible to their peak efficiency point. For example, consider a 4-phase design, with power stages that have a peak efficiency point of 12 A per phase. When the total output current is 25 A, if all four phases were active, each phase would be supplying 6.25 A, and hence would be operating far away from their peak efficiency point. With only two phases active, however, each phase supplies 12.5A, meaning that each power stage is operating close to its peak efficiency point, therefore the total converter efficiency is higher overall.

In order to maintain regulation during severe load transient events, phases may be added immediately whenever the total peak current reaches phase addition thresholds. To prevent chattering, phases are dropped when the total average current falls below phase drop thresholds, after a delay of 85  $\mu$ s typically. Phases are always added/dropped, in numerical order. For example, phase 3 is added after phase 2, and dropped after phase 4.

The DPS\_COURSE\_TH bits in [MFR\\_SPECIFIC\\_15](#) select the peak efficiency point per phase. Refer to the power stage datasheet to determine the peak efficiency point per phase.

Phase adding thresholds are configured based on the peak efficiency point per phase. Each phase transition has a configurable threshold of 6 A to 12 A above the peak efficiency point. For example, the threshold at which the converter transitions from 2 phases to 3 phases is determined by the DPS\_2TO3\_FINE\_ADD bits in [MFR\\_SPECIFIC\\_15](#). When 8 A is selected, the total peak current which causes the third phase to be added is  $2 \times I_{\text{EFF(PEAK)}} + 8$  A. See the register descriptions below for more detailed information.

Likewise, phase drop thresholds are configured based on the peak efficiency point per phase. Each phase transition has a configurable threshold of 2A below A to 4 A above the peak efficiency point. For example, the threshold at which the converter transitions from 3 phases to 2 phases is determined by the DPS\_3TO2\_FINE\_DROP bits in [MFR\\_SPECIFIC\\_14](#). When 0 A is selected, the total average current which causes the third phase to be dropped is  $2 \times I_{\text{EFF(PEAK)}}$ . See the register descriptions below for more detailed information.

**表 7-55. Dynamic Phase Add and Drop**

| PARAMETER            | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|----------------------|---|-----|-----|-----|------|
| V <sub>DPSTHA1</sub> | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 2 A; (MFR_SPECIFIC_15<4:3> = 00b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 21  | 23  | 25  | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 4 A; (MFR_SPECIFIC_15<4:3> = 01b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 23  | 25  | 27  | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 6 A; (MFR_SPECIFIC_15<4:3> = 10b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 25  | 27  | 29  | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 8 A; (MFR_SPECIFIC_15<4:3> = 11b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 27  | 29  | 31  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 2 A; (MFR_SPECIFIC_15<4:3> = 00b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 23  | 25  | 27  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 4 A; (MFR_SPECIFIC_15<4:3> = 01b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 25  | 27  | 29  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 6 A; (MFR_SPECIFIC_15<4:3> = 10b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 27  | 29  | 31  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 8 A; (MFR_SPECIFIC_15<4:3> = 11b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 29  | 31  | 33  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 2 A; (MFR_SPECIFIC_15<4:3> = 00b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 25  | 27  | 29  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 4 A; (MFR_SPECIFIC_15<4:3> = 01b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 27  | 29  | 31  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 6 A; (MFR_SPECIFIC_15<4:3> = 10b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 29  | 31  | 33  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 8 A; (MFR_SPECIFIC_15<4:3> = 11b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 31  | 33  | 35  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 2 A; (MFR_SPECIFIC_15<4:3> = 00b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 27  | 29  | 31  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 4 A; (MFR_SPECIFIC_15<4:3> = 01b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 29  | 31  | 33  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 6 A; (MFR_SPECIFIC_15<4:3> = 10b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 31  | 33  | 35  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 8 A; (MFR_SPECIFIC_15<4:3> = 11b); V <sub>RIPPLE</sub> ≈ 18 A (estimation) | 33  | 35  | 37  | A    |

表 7-55. Dynamic Phase Add and Drop (continued)

| PARAMETER            | TEST CONDITIONS   | MIN | TYP | MAX | UNIT |
|----------------------|---|-----|-----|-----|------|
| V <sub>DPSTHS1</sub> | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = -6 A; (MFR_SPECIFIC_15<14:13> = 00b) | 4   | 6   | 8   | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = -4 A; (MFR_SPECIFIC_15<14:13> = 01b) | 6   | 8   | 10  | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = -2 A; (MFR_SPECIFIC_15<14:13> = 10b) | 8   | 10  | 12  | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 0 A; (MFR_SPECIFIC_15<14:13> = 11b)  | 10  | 12  | 14  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = -6 A; (MFR_SPECIFIC_15<14:13> = 00b) | 6   | 8   | 10  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = -4 A; (MFR_SPECIFIC_15<14:13> = 01b) | 8   | 10  | 12  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = -2 A; (MFR_SPECIFIC_15<14:13> = 10b) | 10  | 12  | 14  | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 0 A; (MFR_SPECIFIC_15<14:13> = 11b)  | 12  | 14  | 16  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = -6 A; (MFR_SPECIFIC_15<14:13> = 00b) | 8   | 10  | 12  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = -4 A; (MFR_SPECIFIC_15<14:13> = 01b) | 10  | 12  | 14  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = -2 A; (MFR_SPECIFIC_15<14:13> = 10b) | 12  | 14  | 16  | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 0 A; (MFR_SPECIFIC_15<14:13> = 11b)  | 14  | 16  | 18  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = -6 A; (MFR_SPECIFIC_15<14:13> = 00b) | 10  | 12  | 14  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = -4 A; (MFR_SPECIFIC_15<14:13> = 01b) | 12  | 14  | 16  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = -2 A; (MFR_SPECIFIC_15<14:13> = 10b) | 14  | 16  | 18  | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 0 A; (MFR_SPECIFIC_15<14:13> = 11b)  | 16  | 18  | 20  | A    |



**表 7-55. Dynamic Phase Add and Drop (continued)**

| PARAMETER            |  | TEST CONDITIONS  | MIN  | TYP | MAX  | UNIT |
|----------------------|--|--|------|-----|------|------|
| V <sub>DPSTHA2</sub> | Dynamic phase adding threshold, 2 to 3 phases (peak current) | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 4 A; (MFR_SPECIFIC_15<6:5> = 00b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 32.5 | 35  | 37.5 | A    |
|                      |  | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 6 A; (MFR_SPECIFIC_15<6:5> = 01b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 34.5 | 37  | 39.5 | A    |
|                      |  | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 8 A; (MFR_SPECIFIC_15<6:5> = 10b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 36.5 | 39  | 41.5 | A    |
|                      |  | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 10 A; (MFR_SPECIFIC_15<6:5> = 11b); V <sub>RIPPLE</sub> = 14 A (estimation) | 38.5 | 41  | 43.5 | A    |
|                      |  | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 4 A; (MFR_SPECIFIC_15<6:5> = 00b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 36.5 | 39  | 41.5 | A    |
|                      |  | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 6 A; (MFR_SPECIFIC_15<6:5> = 01b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 38.5 | 41  | 43.5 | A    |
|                      |  | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 8 A; (MFR_SPECIFIC_15<6:5> = 10b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 40.5 | 43  | 45.5 | A    |
|                      |  | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 10 A; (MFR_SPECIFIC_15<6:5> = 11b); V <sub>RIPPLE</sub> = 14 A (estimation) | 42.5 | 45  | 47.5 | A    |
|                      |  | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 4 A; (MFR_SPECIFIC_15<6:5> = 00b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 40.5 | 43  | 45.5 | A    |
|                      |  | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 6 A; (MFR_SPECIFIC_15<6:5> = 01b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 42.5 | 45  | 47.5 | A    |
|                      |  | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 8 A; (MFR_SPECIFIC_15<6:5> = 10b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 44.5 | 47  | 49.5 | A    |
|                      |  | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 10 A; (MFR_SPECIFIC_15<6:5> = 11b); V <sub>RIPPLE</sub> = 14 A (estimation) | 46.5 | 49  | 51.5 | A    |
|                      |  | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 4 A; (MFR_SPECIFIC_15<6:5> = 00b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 44.5 | 47  | 49.5 | A    |
|                      |  | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 6 A; (MFR_SPECIFIC_15<6:5> = 01b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 46.5 | 49  | 51.5 | A    |
|                      |  | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 8 A; (MFR_SPECIFIC_15<6:5> = 10b); V <sub>RIPPLE</sub> = 14 A (estimation)  | 48.5 | 51  | 53.5 | A    |
|                      |  | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 10 A; (MFR_SPECIFIC_15<6:5> = 11b); V <sub>RIPPLE</sub> = 14 A (estimation) | 50.5 | 53  | 55.5 | A    |

表 7-55. Dynamic Phase Add and Drop (continued)

| PARAMETER            | TEST CONDITIONS   | MIN  | TYP | MAX  | UNIT |
|----------------------|---|------|-----|------|------|
| V <sub>DPSTHS2</sub> | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = -4 A; (MFR_SPECIFIC_14<9:8> = 00b) | 17.5 | 20  | 22.5 | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = -2 A; (MFR_SPECIFIC_14<9:8> = 01b) | 19.5 | 22  | 24.5 | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 0 A; (MFR_SPECIFIC_14<9:8> = 10b)  | 21.5 | 24  | 26.5 | A    |
|                      | Peak Efficiency = 12 A; (MFR_SPECIFIC_15<1:0> = 00b); Offset = 2 A; (MFR_SPECIFIC_14<9:8> = 11b)  | 23.5 | 26  | 28.5 | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = -4 A; (MFR_SPECIFIC_14<9:8> = 00b) | 21.5 | 24  | 26.5 | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = -2 A; (MFR_SPECIFIC_14<9:8> = 01b) | 23.5 | 26  | 28.5 | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 0 A; (MFR_SPECIFIC_14<9:8> = 10b)  | 25.5 | 28  | 30.5 | A    |
|                      | Peak Efficiency = 14 A; (MFR_SPECIFIC_15<1:0> = 01b); Offset = 2 A; (MFR_SPECIFIC_14<9:8> = 11b)  | 27.5 | 30  | 32.5 | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = -4 A; (MFR_SPECIFIC_14<9:8> = 00b) | 25.5 | 28  | 30.5 | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = -2 A; (MFR_SPECIFIC_14<9:8> = 01b) | 27.5 | 30  | 32.5 | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 0 A; (MFR_SPECIFIC_14<9:8> = 10b)  | 29.5 | 32  | 34.5 | A    |
|                      | Peak Efficiency = 16 A; (MFR_SPECIFIC_15<1:0> = 10b); Offset = 2 A; (MFR_SPECIFIC_14<9:8> = 11b)  | 31.5 | 34  | 36.5 | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = -4 A; (MFR_SPECIFIC_14<9:8> = 00b) | 29.5 | 32  | 34.5 | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = -2 A; (MFR_SPECIFIC_14<9:8> = 01b) | 31.5 | 34  | 36.5 | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 0 A; (MFR_SPECIFIC_14<9:8> = 10b)  | 33.5 | 36  | 38.5 | A    |
|                      | Peak Efficiency = 18 A; (MFR_SPECIFIC_15<1:0> = 11b); Offset = 2 A; (MFR_SPECIFIC_14<9:8> = 11b)  | 35.5 | 38  | 40.5 | A    |

## 7.5.20.1 (DEh) MFR\_SPECIFIC\_14

The MFR\_SPECIFIC\_14 command is used to configure dynamic phase shedding, and compensation ramp amplitude, and dynamic ramp amplitude during USR, and different power states. The MFR\_SPECIFIC\_14 command must be accessed through Write Word/Read Word transactions.

MFR\_SPECIFIC\_14 is a paged register. In order to access MFR\_SPECIFIC\_14 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_14 register for channel B, PAGE must be set to 01h.

## MFR\_SPECIFIC\_14

| 15     | 14           | 13  | 12               | 11               | 10   | 9                  | 8  |
|--------|--------------|-----|------------------|------------------|------|--------------------|----|
| RW     | RW           | RW  | RW               | RW               | RW   | RW                 | RW |
| n/a    | n/a          | n/a | n/a              | n/a              | n/a  | DPS_3TO2_FINE_DROP |    |
| 7      | 6            | 5   | 4                | 3                | 2    | 1                  | 0  |
| RW     | RW           | RW  | RW               | RW               | RW   | RW                 | RW |
| DPS_EN | DYN_RAMP_USR |     | DYN_RAMP_2<br>PH | DYN_RAMP_1<br>PH | RAMP |                    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-56. MFR\_SPECIFIC\_14 Register Field Descriptions**

| Bit   | Field              | Type | Reset | Description  |
|-------|--------------------|------|-------|--|
| 15:10 | n/a                | RW   | NVM   | n/a  |
| 9:8   | DPS_3TO2_FINE_DROP | RW   | NVM   | Dynamic phase drop threshold, fine adjustment, 3 phases to 2 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases drop when average phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH in <a href="#">MFR_SPECIFIC_15</a> .<br>00b: Threshold = $2 \times I_{EFF(PEAK)} - 2$ A<br>01b: Threshold = $2 \times I_{EFF(PEAK)}$<br>10b: Threshold = $2 \times I_{EFF(PEAK)} + 2$ A<br>11b: Threshold = $2 \times I_{EFF(PEAK)} + 4$ A |
| 7     | DPS_EN             | RW   | NVM   | Enable or Disable Dynamic Phase Shedding<br>0b: Disable dynamic phase shedding<br>1b: Enable dynamic phase shedding  |
| 6:5   | DYN_RAMP_USR       | RW   | NVM   | Dynamic ramp amplitude setting during USR operation. Only applies to USR Level 1.<br>00b: Equal to the settings in the RAMP bits<br>01b: 40 mV<br>10b: 80 mV<br>11b: 120 mV  |
| 4     | DYN_RAMP_2PH       | RW   | NVM   | Dynamic ramp amplitude setting during 2 phase operation.<br>0b: Equal to the settings in the RAMP bits<br>1b: 120 mV   |
| 3     | DYN_RAMP_1PH       | RW   | NVM   | Dynamic ramp amplitude setting during 1 phase operation.<br>0b: Equal to the settings in the RAMP bits<br>1b: 80 mV  |
| 2:0   | RAMP               | RW   | NVM   | Ramp amplitude settings. See <a href="#">表 7-57</a> .  |

**表 7-57. Ramp Amplitude Settings**

| RAMP (binary) | Ramp Amplitude Setting (mV) |
|---------------|-----------------------------|
| 000b          | 40                          |
| 001b          | 80                          |
| 010b          | 120                         |
| 011b          | 160                         |
| 100b          | 200                         |
| 101b          | 240                         |
| 110b          | 280                         |
| 111b          | 320                         |

#### 7.5.20.2 (DFh) MFR\_SPECIFIC\_15

The MFR\_SPECIFIC\_15 command is used to configure dynamic phase shedding. The MFR\_SPECIFIC\_15 command must be accessed through Write Word/Read Word transactions.

MFR\_SPECIFIC\_15 is a paged register. In order to access MFR\_SPECIFIC\_15 command for channel A, PAGE must be set to 00h. In order to access the MFR\_SPECIFIC\_15 register for channel B, PAGE must be set to 01h.

**MFR\_SPECIFIC\_15**

| 15      | 14                 | 13  | 12  | 11  | 10  | 9   | 8   |
|---------|--------------------|-----|-----|-----|-----|-----|-----|
| RW      | RW                 | RW  | RW  | RW  | RW  | RW  | RW  |
| DPS_DCM | DPS_2TO1_FINE_DROP | n/a | n/a | n/a | n/a | n/a | n/a |

**MFR\_SPECIFIC\_15 (continued)**

| 7   | 6                 | 5  | 4                 | 3  | 2          | 1             | 0  |
|-----|-------------------|----|-------------------|----|------------|---------------|----|
| RW  | RW                | RW | RW                | RW | RW         | RW            | RW |
| n/a | DPS_2TO3_FINE_ADD |    | DPS_1TO2_FINE_ADD |    | 2TO1_PH_EN | DPS_COURSE_TH |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-58. MFR\_SPECIFIC\_15 Register Field Descriptions**

| Bit   | Field              | Type | Reset | Description  |
|-------|--------------------|------|-------|--|
| 15    | DPS_DCM            | RW   | NVM   | Enable DCM mode during 1 phase operation, when higher order phases are dropped due to dynamic phase shedding.<br>0b: Disable DCM operation during 1 phase operation<br>1b: Enable DCM operation during 1 phase operation   |
| 14:13 | DPS_2TO1_FINE_DROP | RW   | NVM   | Dynamic phase drop threshold, fine adjustment, 2 phases to 1 phase. Set as an offset from peak efficiency point per phase in Amperes. Phases drop when average phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below.<br>00b: Threshold = $1 \times I_{EFF(PEAK)} - 2 \text{ A}$<br>01b: Threshold = $1 \times I_{EFF(PEAK)}$<br>10b: Threshold = $1 \times I_{EFF(PEAK)} + 2 \text{ A}$<br>11b: Threshold = $1 \times I_{EFF(PEAK)} + 4 \text{ A}$            |
| 12:7  | n/a                | RW   | NVM   | n/a  |
| 6:5   | DPS_2TO3_FINE_ADD  | RW   | NVM   | Dynamic phase add threshold, fine adjustment, 2 phases to 3 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases add when peak phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below<br>00b: Threshold = $2 \times I_{EFF(PEAK)} + 6 \text{ A}$<br>01b: Threshold = $2 \times I_{EFF(PEAK)} + 8 \text{ A}$<br>10b: Threshold = $2 \times I_{EFF(PEAK)} + 10 \text{ A}$<br>11b: Threshold = $2 \times I_{EFF(PEAK)} + 12 \text{ A}$ |
| 5:4   | DPS_1TO2_FINE_ADD  | RW   | NVM   | Dynamic phase add threshold, fine adjustment, 1 phase to 2 phases. Set as an offset from peak efficiency point per phase in Amperes. Phases add when peak phase current reaches the stated threshold. $I_{EFF(PEAK)}$ refers to the value selected by DPS_COURSE_TH below<br>00b: Threshold = $1 \times I_{EFF(PEAK)} + 6 \text{ A}$<br>01b: Threshold = $1 \times I_{EFF(PEAK)} + 8 \text{ A}$<br>10b: Threshold = $1 \times I_{EFF(PEAK)} + 10 \text{ A}$<br>11b: Threshold = $1 \times I_{EFF(PEAK)} + 12 \text{ A}$  |
| 3     | 2TO1_PH_EN         | RW   | NVM   | Enable phase dropping from 2 phases to 1 phase operation.<br>0b: Disable phase shedding to 1 phase<br>1b: Enable phase shedding to 1 phase   |
| 2:0   | DPS_COURSE_TH      | RW   | NVM   | Sets the peak efficiency point per phase. This is used to determine phase add/drop thresholds.<br>00b: $I_{EFF(PEAK)} = 12 \text{ A}$<br>01b: $I_{EFF(PEAK)} = 14 \text{ A}$<br>10b: $I_{EFF(PEAK)} = 16 \text{ A}$<br>11b: $I_{EFF(PEAK)} = 18 \text{ A}$   |

### 7.5.21 NVM Programming

The USER\_DATA\_00 - USER\_DATA\_12 commands are provided to streamline NVM programming. These 6-byte block commands are mapped internally to all of the user-configurable parameters the TPSM831D31 supports. The MFR\_SERIAL command also provides a checksum, to streamline verification of desired programming values.

The generalized procedure for programming the TPSM831D31 is summarized below.

#### Configure User-Programmable Parameters

1. First, configure all of the user-accessible parameters via the standard PMBus, and Manufacturer Specific commands. TI provides the [Fusion Digital Power Designer](#) graphical interface software to streamline this step. The user can also refer to the *Technical Reference Manual* for a full set of register maps for these commands.
2. Once the device is configured as desired, issue the STORE\_DEFAULT\_ALL command to commit these values to NVM, and update the checksum value. Wait approximately 100 ms after issuing STORE\_DEFAULT\_ALL before communicating with the device again.
3. Write PAGE to 00h
4. Read-back and Record the value of IC\_DEVICE\_ID and IC\_DEVICE\_REV commands
5. Read-back and Record the value of the USER\_DATA\_00 through USER\_DATA\_12 commands
6. Read-back and Record the value of the MFR\_SERIAL command
7. Read-back and Record the value of VOUT\_MAX
8. Write PAGE to 01h
9. Read-back and Record the value of VOUT\_MAX

#### Program and Verify NVM (repeat for each device)

1. Power the device by supplying +3.3V to the V3P3 pin. Power conversion should be disabled for NVM programming.
2. Read-back and verify that IC\_DEVICE\_ID and IC\_DEVICE\_REV values match those recorded previously. This ensures that user-parameters being programmed correspond to the same device/revision as previously configured.
3. Write PAGE to 00h.
4. Write the USER\_DATA\_00 through USER\_DATA\_12 commands, with the values recorded previously.
5. Write VOUT\_MAX (Page 0) with the value recorded previously.
6. Write PAGE to 01h
7. Write VOUT\_MAX (Page 1) with the value recorded previously.
8. Issue STORE\_DEFAULT\_ALL. Wait appx 100 ms after issuing STORE\_DEFAULT\_ALL before communicating with the device again.
9. Read-back the MFR\_SERIAL command, and compare the value to that recorded previously. If the new MFR\_SERIAL matches the value recorded previously, NVM programming was successful.

### 7.5.22 NVM Security

The [MFR\\_SPECIFIC\\_42](#) command can be optionally used to set a password for NVM programming. To prevent a hacker from simply sending the password command with all possible passwords, the TPSM831D31 goes into a special extra-secure state when an incorrect password is received. In this state, all passwords are rejected, even the valid one. The device must be power cycled to clear this state so that another password attempt may be made. When NVM security is enabled, the TPSM831D31 will not accept writes to any command other than PAGE and PHASE, which are necessary for reading certain parameters.

#### Enabling NVM Security

1. Set the NVM password. Write MFR\_SPECIFIC\_42 to a value other than FFFFh.
2. Issue STORE\_DEFAULT\_ALL
3. Wait 100ms for the NVM store to complete
4. Power cycle V3P3. NVM Security will be enabled at the next power-up.

#### Disabling NVM Security

To disable NVM security, use the following procedure:

1. Write the password to MFR\_SPECIFIC\_42 to disable NVM security. Once the correct password has been given, NVM security will be disabled, and the device will once again accept write transactions to configuration registers.

NVM security will be re-enabled at the next power-on, unless MFR\_SPECIFIC\_42 is set to FFFFh (NVM Security Disabled), and an NVM store operation (issue STORE\_DEFAULT\_ALL and wait 100 ms) is performed.

#### Determining Whether NVM Security is Active

Reads to the MFR\_SPECIFIC\_42 command returns one of three values:

- 0000h = NVM Security is Disabled
- 0001h = NVM Security is Enabled
- 0002h = MFR\_SPECIFIC\_42 is locked due to incorrect password entry

##### 7.5.22.1 (FAh) MFR\_SPECIFIC\_42

MFR\_SPECIFIC\_42 is used for NVM Security. The MFR\_SPECIFIC\_42 command must be accessed through Read Word/Write Word transactions.

MFR\_SPECIFIC\_42 is a shared register. Write transactions to this register will apply to both channels, and read transactions to this register returns the same data regardless of the current PAGE.

**MFR\_SPECIFIC\_42**

| 15               | 14 | 13 | 12 | 11 | 10 | 9  | 8  |
|------------------|----|----|----|----|----|----|----|
| RW               | RW | RW | RW | RW | RW | RW | RW |
| NVM_SECURITY_KEY |    |    |    |    |    |    |    |
| 7                | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| RW               | RW | RW | RW | RW | RW | RW | RW |
| NVM_SECURITY_KEY |    |    |    |    |    |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-59. MFR\_SPECIFIC\_42 Register Field Descriptions**

| Bit | Field            | Type | Reset | Description                       |
|-----|------------------|------|-------|-----------------------------------|
| 7:0 | NVM_SECURITY_KEY | RW   | NVM   | 16 bit code for NVM security key. |

### 7.5.23 Black Box Recording

The TPSM831D31 provides a "black box" feature to aid in system-level debugging. According to the PMBus specification, status bits are latched whenever the condition causing them occurs, regardless of whether or not other status bits are already set. This, however, makes it difficult for the system designer to understand which fault condition occurred first, in the case that one fault condition causes others to trigger. The [MFR\\_SPECIFIC\\_08](#) command provides a "snapshot" of the first faults to occur chronologically, for each channel, which may be stored to NVM, for future debugging. Only the most catastrophic fault conditions are logged, such as the over-voltage fault, over-current fault, and power stage failure. The black box command may also be reset, or cleared by writing 00h to the register, and storing to NVM if the NVM value must also be cleared.

#### Resetting the Black Box Record

Resetting the record allows the user to determine which faults occur first, *after* the register is cleared. To clear the record, write 00h to [MFR\\_SPECIFIC\\_08](#), and issue STORE\_DEFAULT\_ALL.

#### Triggering Black Box Recording

Black box recording is always active, whether or not the TPSM831D31 is converting power. Note however many of the critical faults summarized in [MFR\\_SPECIFIC\\_08](#) are only possible to trigger during power conversion. Whenever any of the following catastrophic faults occur, the MFR\_SPECIFIC\_08 register will be updated according to the register description below, but only if the black box record has been cleared since the last catastrophic faults occurred. Faults logged include:

- Overvoltage Fault (Device was Converting Power)
- Overvoltage Fault (Device was not Converting Power)
- Input Overcurrent Fault
- Output Overcurrent Fault
- Power Stage Fault
- Input Over-Power Fault

#### Retrieving the Black Box Record

Reading the [MFR\\_SPECIFIC\\_08](#) returns the current value of the Black Box record. If the register reads 00h, no catastrophic faults have occurred since the record was last cleared. If any value other than 00h is stored in the register, then de-code the value according to the register description below. In order to read-back the black box record following a power-down, the STORE\_DEFAULT\_ALL command must be issued, to store the contents of the black box record to NVM.

##### 7.5.23.1 (D8h) MFR\_SPECIFIC\_08

The MFR\_SPECIFIC\_08 command is used to identify catastrophic faults which occur first, and store this information to NVM. See the product datasheet for more information. The MFR\_SPECIFIC\_08 command must be accessed through Write Byte/Read Byte transactions. MFR\_SPECIFIC\_08 is a shared register. Transactions to this register do not require specific PAGE settings. However, note that channels A and B have independent bit fields within the command.

**MFR\_SPECIFIC\_08**

| 7 | 6 | 5      | 4  | 3  | 2      | 1  | 0  |
|---|---|--------|----|----|--------|----|----|
| R | R | RW     | RW | RW | RW     | RW | RW |
| 0 | 0 | CF_CHA |    |    | CF_CHB |    |    |

LEGEND: R/W = Read/Write; R = Read only

**表 7-60. MFR\_SPECIFIC\_08 Register Field Descriptions**

| Bit | Field    | Type | Reset | Description                              |
|-----|----------|------|-------|--|
| 7:6 | Not used | R    | 0     | Not used and set to 0.                   |
| 5:3 | CF_CHA   | RW   | NVM   | Catastrophic fault record for channel A. |
| 2:0 | CF_CHB   | RW   | NVM   | Catastrophic fault record for channel B. |



Whenever a catastrophic fault occurs, the first event detected will trigger the MFR\_SPECIFIC\_08 command to update according to the tables below. This recording happens independently for channel A and channel B. If the PMBus host issues a STORE\_DEFAULT\_ALL, this information will be committed to NVM, and may be retrieved at a later time. In order to clear the record for either channel, the PMBus host must write the corresponding bits (CF\_CHA for channel A, CF\_CHB for channel B) to 000b, and issue STORE\_DEFAULT\_ALL.

Attempts to write any non-zero value to this command will be treated as invalid data - data will be ignored, the appropriate flags in STATUS\_CML, and STATUS\_WORD, will be set, and the PMB\_ALERT pin will be asserted to notify the host of the invalid transaction.

**表 7-61. Catastrophic Fault Recording Interpretation**

| CF_CHA / CF_CHB (binary) | Interpretation                              |
|--------------------------|---|
| 000b                     | No fault occurred                           |
| 001b                     | OVF occurred, power conversion was disabled |
| 010b                     | OVF occurred, power conversion was enabled  |
| 011b                     | IIN Overcurrent fault occurred              |
| 100b                     | IOUT Overcurrent fault occurred             |
| 101b                     | Overtemperature fault occurred              |
| 110b                     | Power stage fault occurred                  |
| 111b                     | Input overpower warning occurred            |

#### 7.5.24 Board Identification and Inventory Tracking

The TPSM831D31 provides several bytes of arbitrarily programmable NVM-backed memory to allow for inventory management and board identification. By default, these values reflect information about the date/revision of the TPSM831D31 device being used itself. This provides a convenient and easy to use method of tracking boards, revisions and manufacturing dates. The following commands are provided for this purpose:

- MFR\_ID - 16 bits of NVM for end-users to track the power module supplier name
- MFR\_MODEL - 16 bits of NVM for tracking the manufacturer model number
- MFR\_REVISION - 16 bits of NVM for tracking power module revision code
- MFR\_DATE - 16 bits of NVM for tracking power module manufacturing date code

#### 7.5.25 Status Reporting

The TPSM831D31 provides several registers containing status information. The flags in these registers are latched whenever their corresponding condition occurs, and are not cleared until either the CLEAR\_FAULTS command is issued, or the host writes a value of 1b to that bit location. Register maps for the all of the supported status registers are shown in the following sections.

##### 7.5.25.1 (78h) STATUS\_BYTE

The STATUS\_BYTE command returns one byte of information with a summary of the most critical faults, such as over-voltage, overcurrent, over-temperature, etc.

The STATUS\_BYTE command must be accessed through Read Byte transactions. STATUS\_BYTE is a paged register. In order to access STATUS\_WORD command for channel A, PAGE must be set to 00h. In order to access STATUS\_WORD register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.



**图 7-4. STATUS\_BYTE**

| 7    | 6   | 5       | 4       | 3      | 2    | 1   | 0     |
|------|-----|---------|---------|--------|------|-----|-------|
| 0    | R   | R       | R       | R      | R    | R   | R     |
| BUSY | OFF | VOUT_OV | IOUT_OC | VIN_UV | TEMP | CML | OTHER |

**表 7-62. STATUS\_BYTE Register Field Descriptions**

| Bit | Field   | Type | Reset          | Description  |
|-----|---------|------|----------------|--|
| 7   | BUSY    | R    | 0              | Not supported and always set to 0.   |
| 6   | OFF     | R    | Current Status | This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled.<br>0: Raw status indicating the IC is providing power to VOUT.<br>1: Raw status indicating the IC is not providing power to VOUT.   |
| 5   | VOUT_OV | R    | Current Status | Output Over-Voltage Fault Condition<br>0: Latched flag indicating no VOUT OV fault has occurred.<br>1: Latched flag indicating a VOUT OV fault occurred  |
| 4   | IOUT_OC | R    | Current Status | Output Over-Current Fault Condition<br>0: Latched flag indicating no IOUT OC fault has occurred.<br>1: Latched flag indicating an IOUT OC fault has occurred.  |
| 3   | VIN_UV  | R    | Current Status | Input Under-Voltage Fault Condition<br>0: Latched flag indicating VIN is above the UVLO threshold.<br>1: Latched flag indicating VIN is below the UVLO threshold.  |
| 2   | TEMP    | R    | Current Status | Over-Temperature Fault/Warning<br>0: Latched flag indicating no OT fault or warning has occurred.<br>1: Latched flag indicating an OT fault or warning has occurred.   |
| 1   | CML     | R    | Current Status | Communications, Memory or Logic Fault<br>0: Latched flag indicating no communication, memory, or logic fault has occurred.<br>1: Latched flag indicating a communication, memory, or logic fault has occurred.   |
| 0   | OTHER   | R    | Current Status | Other Fault (None of the Above)<br>This bit is used to flag faults not covered with the other bit faults. In this case, UVF or OCW faults are examples of other faults not covered by the bits [7:1] in this register.<br>0: No fault has occurred<br>1: A fault or warning not listed in bits [7:1] has occurred. |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 does support clearing of status bits by writing to STATUS registers. However, the bits in the STATUS\_BYTE are summary bits only and reflect the status of corresponding bits in STATUS\_VOUT and STATUS\_IOUT. To clear these bits individually, the user must clear them by writing to the corresponding STATUS\_X register. For example: the output overcurrent fault sets the IOUT\_OC bit in STATUS\_BYTE, and the IOUT\_OC\_FLT bit in STATUS\_IOUT. Writing a 1 to the IOUT\_OC\_FLT bit in STATUS\_IOUT clears the fault in both STATUS\_BYTE and STATUS\_IOUT. Writes to STATUS\_BYTE itself will be treated as invalid transactions.

#### **7.5.25.2 (79h) STATUS\_WORD**

The STATUS\_WORD command returns two bytes of information with a summary of critical faults, such as over-voltage, overcurrent, and over-temperature.

The STATUS\_WORD command must be accessed through Read Word transactions. STATUS\_WORD is a paged register. In order to access STATUS\_WORD command for channel A, PAGE must be set to 00h. In order to access STATUS\_WORD register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

图 7-5. STATUS\_WORD

| 15   | 14   | 13      | 12      | 11     | 10   | 9     | 8       |
|------|------|---------|---------|--------|------|-------|---------|
| R    | R    | R       | R       | R      | R    | R     | R       |
| VOUT | IOUT | INPUT   | MFR     | PGOOD  | FANS | OTHER | UNKNOWN |
| 7    | 6    | 5       | 4       | 3      | 2    | 1     | 0       |
| R    | R    | R       | R       | R      | R    | R     | R       |
| BUSY | OFF  | VOUT_OV | IOUT_OC | VIN_UV | TEMP | CML   | OTHER   |

表 7-63. STATUS\_WORD Register Field Descriptions

| Bit | Field   | Type | Reset          | Description   |
|-----|---------|------|----------------|---|
| 15  | VOUT    | R    | Current Status | Output Voltage Fault/Warning. Refer to STATUS_VOUT for more information.<br>0: Latched flag indicating no VOUT fault or warning has occurred.<br>1: Latched flag indicating a VOUT fault or warning has occurred.   |
| 14  | IOUT    | R    | Current Status | Output Current Fault/Warning. Refer to STATUS_IOUT for more information.<br>0: Latched flag indicating no IOUT fault or warning has occurred.<br>1: Latched flag indicating an IOUT fault or warning has occurred.  |
| 13  | INPUT   | R    | Current Status | Input Voltage/Current Fault/Warning. Refer to STATUS_INPUT for more information.<br>0: Latched flag indicating no VIN or IIN fault or warning has occurred.<br>1: Latched flag indicating a VIN or IIN fault or warning has occurred.   |
| 12  | MFR     | R    | Current Status | MFR_SPECIFIC Fault. Refer to STATUS_MFR for more information.<br>0: Latched flag indicating no MFR_SPECIFIC fault has occurred.<br>1: Latched flag indicating a MFR_SPECIFIC fault has occurred.  |
| 11  | PGOOD   | R    | Current Status | Power Good Status. Note: Per the PMBus specification, the PGOOD bit is not latched, always reflecting the current status of the AVR_RDY/BVR_RDY pin.<br>0: Raw status indicating AVR_RDY/BVR_RDY pin is at logic high.<br>1: Raw status indicating AVR_RDY/BVR_RDY pin is at logic low. |
| 10  | FANS    | R    | 0              | Not supported and always set to 0.  |
| 9   | OTHER   | R    | 0              | Not supported and always set to 0.  |
| 8   | UNKNOWN | R    | 0              | Not supported and always set to 0.  |
| 7   | BUSY    | R    | 0              | Not supported and always set to 0.  |
| 6   | OFF     | R    | Current Status | This bit is asserted if the unit is not providing power to the output, regardless of the reason, including simply not being enabled.<br>0: Raw status indicating the IC is providing power to VOUT.<br>1: Raw status indicating the IC is not providing power to VOUT.                  |
| 5   | VOUT_OV | R    | Current Status | Output Over-Voltage Fault Condition<br>0: Latched flag indicating no VOUT OV fault has occurred.<br>1: Latched flag indicating a VOUT OV fault occurred   |
| 4   | IOUT_OC | R    | Current Status | Output Over-Current Fault Condition<br>0: Latched flag indicating no IOUT OC fault has occurred.<br>1: Latched flag indicating an IOUT OC fault has occurred.   |
| 3   | VIN_UV  | R    | Current Status | Input Under-Voltage Fault Condition<br>0: Latched flag indicating VIN is above the UVLO threshold.<br>1: Latched flag indicating VIN is below the UVLO threshold.   |
| 2   | TEMP    | R    | Current Status | Over-Temperature Fault/Warning<br>0: Latched flag indicating no OT fault or warning has occurred.<br>1: Latched flag indicating an OT fault or warning has occurred.  |

**表 7-63. STATUS\_WORD Register Field Descriptions (continued)**

| Bit | Field | Type | Reset          | Description  |
|-----|-------|------|----------------|--|
| 1   | CML   | R    | Current Status | Communications, Memory or Logic Fault<br>0: Latched flag indicating no communication, memory, or logic fault has occurred.<br>1: Latched flag indicating a communication, memory, or logic fault has occurred.   |
| 0   | OTHER | R    | Current Status | Other Fault (None of the Above)<br>This bit is used to flag faults not covered with the other bit faults. In this case, UVF or OCW faults are examples of other faults not covered by the bits [7:1] in this register.<br>0: No fault has occurred<br>1: A fault or warning not listed in bits [7:1] has occurred. |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 does support clearing of status bits by writing to STATUS registers. However, the bits in the STATUS\_WORD are summary bits only and reflect the status of corresponding bits in STATUS\_VOUT and STATUS\_IOUT. To clear these bits individually, the user must clear them by writing to the corresponding STATUS\_X register. For example: the output overcurrent fault sets the IOUT\_OC bit in STATUS\_WORD, and the IOUT\_OC\_FLT bit in STATUS\_IOUT. Writing a 1 to the IOUT\_OC\_FLT bit in STATUS\_IOUT clears the fault in both STATUS\_WORD and STATUS\_IOUT. Writes to STATUS\_WORD will be treated as invalid transactions.

#### 7.5.25.3 (7Ah) STATUS\_VOUT

The STATUS\_VOUT command returns one byte of information relating to the status of the converter's output voltage related faults.

The STATUS\_VOUT command must be accessed through Read Byte/Write Byte transactions. STATUS\_VOUT is a paged register. In order to access STATUS\_VOUT command for channel A, PAGE must be set to 00h. In order to access STATUS\_VOUT register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

**图 7-6. STATUS\_VOUT**

| 7        | 6        | 5        | 4        | 3            | 2       | 1        | 0          |
|----------|----------|----------|----------|--------------|---------|----------|------------|
| RW       | 0        | 0        | RW       | RW           | 0       | 0        | 0          |
| VOUT_OVF | VOUT_OVW | VOUT_UVW | VOUT_UVF | VOUT_MIN_MAX | TON_MAX | TOFF_MAX | VOUT_TRACK |

**表 7-64. STATUS\_VOUT Register Field Descriptions**

| Bit | Field        | Type | Reset          | Description   |
|-----|--------------|------|----------------|---|
| 7   | VOUT_OVF     | RW   | Current Status | Output Over-Voltage Fault<br>0: Latched flag indicating no VOUT OV fault has occurred.<br>1: Latched flag indicating a VOUT OV fault has occurred.  |
| 6   | VOUT_OVW     | R    | 0              | Not supported and always set to 0.  |
| 5   | VOUT_UVW     | R    | 0              | Not supported and always set to 0.  |
| 4   | VOUT_UVF     | RW   | Current Status | Output Under-Voltage Fault<br>0: Latched flag indicating no VOUT UV fault has occurred.<br>1: Latched flag indicating a VOUT UV fault has occurred.   |
| 3   | VOUT_MIN_MAX | RW   | Current Status | Output Voltage Max/Min Exceeded Warning<br>0: Latched flag indicating no VOUT_MAX/VOUT_MIN warning has occurred.<br>1: Latched flag indicating that an attempt has been made to set the output voltage to a value higher than allowed by the VOUT_MAX/VOUT_MIN command. |
| 2   | TON_MAX      | R    | 0              | Not supported and always set to 0.  |
| 1   | TOFF_MAX     | R    | 0              | Not supported and always set to 0.  |
| 0   | VOUT_TRACK   | R    | 0              | Not supported and always set to 0.  |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any supported bit in this register will attempt to clear it as a fault condition.

#### 7.5.25.4 (7Bh) STATUS\_IOUT

The STATUS\_IOUT command returns one byte of information relating to the status of the converter's output current related faults.

The STATUS\_IOUT command must be accessed through Read Byte/Write Byte transactions. STATUS\_IOUT is a paged register. In order to access STATUS\_IOUT command for channel A, PAGE must be set to 00h. In order to access STATUS\_IOUT register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

图 7-7. STATUS\_IOUT

| 7        | 6          | 5        | 4        | 3          | 2         | 1        | 0        |
|----------|------------|----------|----------|------------|-----------|----------|----------|
| RW       | 0          | RW       | 0        | RW         | 0         | 0        | 0        |
| IOUT_OCF | IOUT_OCUVF | IOUT_OCW | IOUT_UCF | CUR_SHAREF | POW_LIMIT | POUT_OPF | POUT_OPW |

表 7-65. STATUS\_IOUT Register Field Descriptions

| Bit | Field      | Type | Reset          | Description   |
|-----|------------|------|----------------|---|
| 7   | IOUT_OCF   | RW   | Current Status | Output Over-Current Fault<br>0: Latched flag indicating no IOUT OC fault has occurred.<br>1: Latched flag indicating a IOUT OC fault has occurred . |
| 6   | IOUT_OCUVF | R    | 0              | Not supported and always set to 0.  |
| 5   | IOUT_OCW   | RW   | Current Status | 0: Latched flag indicating no IOUT OC warning has occurred<br>1: Latched flag indicating a IOUT OC warning has occurred                             |
| 4   | IOUT_UCF   | R    | 0              | Not supported and always set to 0.  |
| 3   | CUR_SHAREF | RW   | Current Status | 0: Latched flag indicating no current sharing fault has occurred<br>1: Latched flag indicating a current sharing fault has occurred                 |
| 2   | POW_LIMIT  | R    | 0              | Not supported and always set to 0.  |
| 1   | POUT_OPF   | R    | 0              | Not supported and always set to 0.  |
| 0   | POUT_OPW   | R    | 0              | Not supported and always set to 0.  |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any supported bit in this register will attempt to clear it as a fault condition.

#### 7.5.25.5 (7Ch) STATUS\_INPUT

The STATUS\_INPUT command returns one byte of information relating to the status of the converter's input voltage and current related faults.

The STATUS\_INPUT command must be accessed through Read Byte/Write Byte transactions. The STATUS\_INPUT command is shared between Channel A and Channel B. All transactions to this command will affect both channels regardless of the PAGE command.

**图 7-8. STATUS\_INPUT Register**

| 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RW      | 0       | 0       | RW      | RW      | RW      | RW      | RW      |
| VIN_OVF | VIN_OVW | VIN_UVW | VIN_UVF | LOW_VIN | IIN_OCF | IIN_OCW | PIN_OPW |

**表 7-66. STATUS\_INPUT Register Field Descriptions**

| Bit | Field   | Type | Reset          | Description   |
|-----|---------|------|----------------|---|
| 7   | VIN_OVF | R    | Current Status | Input Over-Voltage Fault<br>0: Latched flag indicating no VIN OV fault has occurred.<br>1: Latched flag indicating a VIN OV fault has occurred.                         |
| 6   | VIN_OVW | R    | 0              | Not supported and always set to 0.  |
| 5   | VIN_UVW | R    | 0              | Not supported and always set to 0.  |
| 4   | VIN_UVF | R    | Current Status | Input Under-Voltage Fault<br>0: Latched flag indicating no VIN UV fault has occurred.<br>1: Latched flag indicating a VIN UV fault has occurred.                        |
| 3   | LOW_VIN | R    | Current Status | Unit Off for insufficient input voltage<br>0: Latched flag indicating no LOW_VIN fault has occurred.<br>1: Latched flag indicating a LOW_VIN fault has occurred         |
| 2   | IIN_OCF | R    | Current Status | Input Over-Current Fault<br>0: Latched flag indicating no IIN OC fault has occurred.<br>1: Latched flag indicating a IIN OC fault has occurred.                         |
| 1   | IIN_OCW | R    | Current Status | Input Over-Current Warning<br>0: Latched flag indicating no IIN OC warning has occurred.<br>1: Latched flag indicating a IIN OC warning has occurred.                   |
| 0   | PIN_OPW | R    | Current Status | Input Over-Power Warning<br>0: Latched flag indicating no input over-power warning has occurred.<br>1: Latched flag indicating a input over-power warning has occurred. |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any supported bit in this register will attempt to clear it as a fault condition.

#### 7.5.25.6 (7Dh) STATUS\_TEMPERATURE

The STATUS\_TEMPERATURE command returns one byte of information relating to the status of the converter's temperature related faults.

The STATUS\_TEMPERATURE command must be accessed through Read Byte/Write Byte transactions. STATUS\_TEMPERATURE is a paged register. In order to access STATUS\_TEMPERATURE command for channel A, PAGE must be set to 00h. In order to access STATUS\_TEMPERATURE register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value will reflect the status of Channel A.

**图 7-9. STATUS\_TEMPERATURE Register**

| 7   | 6   | 5   | 4   | 3        | 2 | 1 | 0 |
|-----|-----|-----|-----|----------|---|---|---|
| RW  | RW  | 0   | 0   | 0        | 0 | 0 | 0 |
| OTF | OTW | UTW | UTF | Reserved |   |   |   |

**表 7-67. STATUS\_TEMPERATURE Register Field Descriptions**

| Bit | Field | Type | Reset          | Description  |
|-----|-------|------|----------------|--|
| 7   | OTF   | RW   | Current Status | Over-Temperature Fault<br>0: (Default) A temperature fault has not occurred.<br>1: A temperature fault has occurred.       |
| 6   | OTW   | RW   | Current Status | Over-Temperature Warning<br>0: (Default) A temperature warning has not occurred.<br>1: A temperature warning has occurred. |

**表 7-67. STATUS\_TEMPERATURE Register Field Descriptions (continued)**

| Bit | Field    | Type | Reset | Description                        |
|-----|----------|------|-------|------------------------------------|
| 5   | UTW      | R    | 0     | Not supported and always set to 0. |
| 4   | UTF      | R    | 0     | Not supported and always set to 0. |
| 3-0 | Reserved | R    | 0000  | Always set to 0.                   |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any supported bit in this register will attempt to clear it as a fault condition.

**7.5.25.7 (7Eh) STATUS\_CML**

The STATUS\_CML command returns one byte with contents regarding communication, logic, or memory conditions.

The STATUS\_CML command must be accessed through Read Byte/Write Byte transactions. The STATUS\_CML command is shared between Channel A and Channel B. All transactions to this command affects both channels regardless of the PAGE command.

**图 7-10. STATUS\_CML Register**

| 7      | 6       | 5        | 4   | 3         | 2        | 1        | 0         |
|--------|---------|----------|-----|-----------|----------|----------|-----------|
| RW     | RW      | RW       | RW  | 0         | 0        | RW       | 0         |
| IV_CMD | IV_DATA | PEC_FAIL | MEM | PRO_FAULT | Reserved | COM_FAIL | CML_OTHER |

**表 7-68. STATUS\_CML Register Field Descriptions**

| Bit | Field     | Type | Reset          | Description   |
|-----|-----------|------|----------------|---|
| 7   | IV_CMD    | RW   | Current Status | Invalid or Unsupported Command Received<br>0: Latched flag indicating no invalid or unsupported command has been received.<br>1: Latched flag indicating an invalid or unsupported command has been received.                                     |
| 6   | IV_DATA   | RW   | Current Status | Invalid or Unsupported Data Received<br>0: Latched flag indicating no invalid or unsupported data has been received.<br>1: Latched flag indicating an invalid or unsupported data has been received.  |
| 5   | PEC_FAIL  | RW   | Current Status | Packet Error Check Failed<br>0: Latched flag indicating no packet error check has failed<br>1: Latched flag indicating a packet error check has failed  |
| 4   | Reserved  | R    | 0              | Always set to 0.  |
| 3   | MEM       | RW   | Current Status | Memory/NVM Error<br>0: Latched flag indicating no memory error has occurred<br>1: Latched flag indicating a memory error has occurred   |
| 2   | Reserved  | R    | 0              | Always set to 0.  |
| 1   | COM_FAIL  | RW   | Current Status | Other Communication Faults<br>0: Latched flag indicating no communication fault other than the ones listed in this table has occurred.<br>1: Latched flag indicating a communication fault other than the ones listed in this table has occurred. |
| 0   | CML_OTHER | R    | 0              | Not supported and always set to 0.  |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 does support clearing of status bits by writing to STATUS registers. Writing a 1 to any bit in this register attempts to clear it as a fault condition.

**7.5.25.8 (80h) STATUS\_MFR\_SPECIFIC**

The STATUS\_MFR\_SPECIFIC command returns one byte containing manufacturer-defined faults or warnings.

The STATUS\_MFR\_SPECIFIC command must be accessed through Read Byte/Write Byte transactions. STATUS\_MFR\_SPECIFIC is a paged register. In order to access STATUS\_MFR\_SPECIFIC command for channel A, PAGE must be set to 00h. In order to access STATUS\_MFR\_SPECIFIC register for channel B, PAGE must be set to 01h. If PAGE is set FFh, the device return value reflects the status of Channel A.

**图 7-11. STATUS\_MFR\_SPECIFIC Register**

| 7      | 6         | 5           | 4        | 3                | 2        | 1 | 0     |
|--------|-----------|-------------|----------|------------------|----------|---|-------|
| RW     | RW        | RW          | RW       | RW               | 0        | 0 | RW    |
| FLT_PS | VSNS_OPEN | MAX_PH_WARN | TSNS_LOW | RST_VID (Page 0) | Reserved |   | PHFLT |

**表 7-69. STATUS\_MFR\_SPECIFIC Register Field Descriptions**

| Bit | Field            | Type | Reset          | Description   |
|-----|------------------|------|----------------|---|
| 7   | MFR_FAULT_PS     | RW   | Current Status | Power Stage Fault<br>0b: Latched flag indicating no fault from TI power stage has occurred.<br>1b: Latched flag indicating a fault from TI power stage has occurred.  |
| 6   | VSNS_OPEN        | RW   | Current Status | VSNS pin open<br>0b: Latched flag indicating VSNS pin was not open at power-up.<br>1b: Latched flag indicating VSNS pin was open at power-up.   |
| 5   | MAX_PH_WARN      | RW   | Current Status | Maximum Phase Warning<br>If the selected operational phase number is larger than the maximum available phase number specified by the hardware, then MAX_PH_WARN is set, and the operational phase number is changed to the maximum available phase number.<br>0b: Latched flag indicating no maximum phase warning has occurred.<br>1b: Latched flag indicating a maximum phase warning has occurred. |
| 4   | TSNS_LOW         | RW   | Current Status | 0b: Latched flag indicating that TSEN < 150 mV before soft-start.<br>1b: Latched flag indicating that TSEN ≥ 150 mV before soft-start.  |
| 3   | RST_VID (Page 0) | RW   | Current Status | RST_VID (Page 0 only)<br>0b: A VID reset operation has NOT occurred<br>1b: A VID reset operation has occurred   |
| 2:1 | Reserved         | R    | 00b            | Always set to 0.  |
| 0   | PHFLT            | RW   | Current Status | Phase current share fault. The PHFLT bit is set if any phase has current imbalance warnings occurring repetitively for 7 detection cycles (~500 μs continuously). Phases with current imbalance warnings may be read back via MFR_SPECIFIC_03.<br>0b: No repetitive current share fault has occurred<br>1b: Repetitive current share fault has occurred   |

Per the description in the PMBus 1.3 specification, part II, TPSM831D31 supports clearing of status bits by writing to STATUS registers. Writing a 1 to any supported bit in this register attempts to clear it as a fault condition.



## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 元件规格，TI 不担保其准确性和完整性。TI 的客户负责确定元件是否适合其用途，以及验证和测试其设计实现以确认系统功能。

### 8.1 Application Information

The TPSM831D31 device has a very simple design procedure. All programmable parameters can be configured by PMBus and stored in NVM as the new default values to minimize external component count. This design describes a typical 3-phase, 0.85-V, 120-A application and 1-phase 1.2-V, 40-A application.

### 8.2 Typical Application

The TPSM831D31 is a highly integrated, dual-output power module that supports PMBus commands. Use the following design procedure to select key component values and set the appropriate behavioral options through the PMBus.




图 8-1. Typical Dual Output Schematic (Dual Outputs: VOUTA = 0.85V, 120A and VOUTB = 1.2V, 40A)

#### 8.2.1 Design Requirements

表 8-1. Typical Application Specifications

|                     | VOUTA           | VOUTB |
|---------------------|-----------------|-------|
| Input voltage range | 10.8 V – 13.2 V |       |
| Output voltage      | 0.85 V          | 1.2 V |
| Output current      | 120 A           | 40 A  |
| Output current step | 60 A            | 20 A  |

#### 8.2.2 Detailed Design Procedure

For this design, the default settings inside the module are optimal for the application. The amount of input and output capacitors have been selected for operation up to full load for each output and for exceptional transient performance.



### 8.2.2.1 Input Capacitors

For optimal performance, TI recommends 500  $\mu$ F of ceramic capacitance and approximately 1000  $\mu$ F of high-quality, polymer-aluminum bulk capacitance. Because the device requires ceramic capacitors to provide high-frequency noise filtering and ripple reduction, place them directly at the VIN pins of the device. The polymer-aluminum bulk capacitors supply current during load transients and provide a stable input voltage rail.

This application uses 528  $\mu$ F (24  $\times$  22  $\mu$ F, 25 V, 1210 case size) of ceramic capacitance, as well as 940  $\mu$ F (2  $\times$  470  $\mu$ F, 25 V) of polymer-aluminum capacitance. The ceramic capacitors are placed near each VIN pin and its corresponding GND pin.

### 8.2.2.2 Output Capacitors

TI recommends 1200  $\mu$ F of ceramic output capacitance for VOUTA, as well as 5500  $\mu$ F of additional polymer-type capacitance. The recommended amount of output capacitance for VOUTB is 400  $\mu$ F of ceramic capacitance, as well as 1800  $\mu$ F of additional polymer-type capacitance. The ceramic capacitance helps to reduce ripple while the polymer-type supplies current to reduce voltage deviations during a load transient.

This application uses 1200  $\mu$ F (12  $\times$  100  $\mu$ F, 6.3 V, 1210 case size) of ceramic capacitance, as well as 7520  $\mu$ F (16  $\times$  470  $\mu$ F, 6.3 V) of polymer-aluminum capacitance.

### 8.2.2.3 Switching Frequency

The allowable switching frequency range of the TPSM831D31 is 350 kHz to 700 kHz. To balance performance of efficiency, line and load regulation, as well as transient response, the default switching frequency for both outputs has been factory set to  $f_{SW}$  (VOUTA) = 400 kHz and  $f_{SW}$  (VOUTB) = 450 kHz. For this application, the default switching frequencies are unchanged.

### 8.2.2.4 Set PMBus Address

To communicate with other system controllers with PMBus interfaces, the PMBus address must be set. The PMBus address is set by the voltage on the ADDR pin and is selected with a resistor from the ADDR pin to GND. For this application the PMBus address of 105d is set by placing a 10 k $\Omega$  resistor between the ADDR pin and GND. See [表 7-5](#) for other address selections.

### 8.2.2.5 PMBus GUI Default Values

For this design, [表 8-2](#) lists the default values that are preset into the PMBus GUI. For information on changing the default PMBus settings, refer to this [NVM Programming](#) application note.

**表 8-2. PMBus GUI Default Values**

|                     |                     | VOUTA            | VOUTB        |
|---------------------|---------------------|------------------|--------------|
| Compensation        | AC_gain             | 1 $\times$       | 0.5 $\times$ |
|                     | AC_LL               | 0.5 m $\Omega$   |              |
|                     | INT_Time            | 2 $\mu$ s        | 10 $\mu$ s   |
|                     | INTGAIN             | 2 $\times$       |              |
| Switching Frequency | FREQUENCY_SWITCH    | 400 kHz          | 450 kHz      |
| Protection          | IOUT_OC_FAULT_LIMIT | 180 A            | 60 A         |
|                     | OT_FAULT_LIMIT      | 135 $^{\circ}$ C |              |
|                     | VIN_OV_FAULT_LIMIT  | 17 V             |              |

### 8.2.3 Application Performance Plots

The plots and waveforms below show typical performance of the TPSM831D31.




图 8-2. VOUTA Efficiency




图 8-3. VOUTB Efficiency




图 8-4. VOUTA Power Dissipation




图 8-5. VOUTB Power Dissipation




图 8-6. VOUTA Load Regulation




图 8-7. VOUTB Load Regulation




图 8-8. VOUTA EN Turn ON




图 8-9. VOUTA EN Turn OFF




图 8-10. VOUTB EN Turn ON




图 8-11. VOUTB EN Turn OFF




图 8-12. Transient Response




图 8-13. Transient Response




图 8-14. Transient Response





图 8-15. Radiated EMI



**图 8-16. Radiated EMI**

## 9 Power Supply Recommendations

The TPSM831D31 device is designed to operate from an input voltage supply between 8 V and 14 V. This supply must be well regulated. These devices are not designed for split-rail operation. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme.

## 10 Layout

### 10.1 Layout Guidelines

- Use the recommended land pattern, including the via pattern, for the module footprint.
- Place the input bypass capacitors as close as possible to the VIN and GND pins.
- Use large copper areas for power planes (VIN, VOUTA, VOUTB, and GND) to minimize conduction loss and thermal stress.
- Use multiple vias to connect the power planes to internal layers.

### 10.2 Layout Examples




图 10-1. Top Layer (Top View)




图 10-2. Bottom Layer (Top View)

## 11 Device and Documentation Support

### 11.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.2 支持资源

**TI E2E™ 支持论坛** 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 11.3 Trademarks

PMBus™, D-CAP+™, and TI E2E™ are trademarks of Texas Instruments.

Broadcom® is a registered trademark of Broadcom Limited .

Cavium® is a registered trademark of Cavium, Inc..

Marvell® is a registered trademark of Marvell.

NXP® is a registered trademark of NXP Semiconductors.

Intel® is a registered trademark of Intel Corporation.

Xilinx® is a registered trademark of Xilinx Inc..

所有商标均为其各自所有者的财产。

### 11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.5 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。




## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**MOA0028A****PACKAGE OUTLINE****QFM - 12 mm max height**

PLASTIC QUAD FLAT MODULE

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

## EXAMPLE BOARD LAYOUT

**MOA0028A**

**QFM - 12 mm max height**

PLASTIC QUAD FLAT MODULE




NOTES: (continued)

- This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

**EXAMPLE STENCIL DESIGN****MOA0028A****QFM - 12 mm max height**

PLASTIC QUAD FLAT MODULE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 提供技术和可靠性数据 ( 包括数据表 )、设计资源 ( 包括参考设计 )、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做任何明示或暗示的担保, 包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任: (1) 针对您的应用选择合适的 TI 产品, (2) 设计、验证并测试您的应用, (3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更, 恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务, TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/legal/termsofsale.html>) 或 [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2021, 德州仪器 (TI) 公司

## PACKAGING INFORMATION

| Orderable part number          | Status<br>(1) | Material type<br>(2) | Package   Pins | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|--------------------------------|---------------|----------------------|----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">PTPSM831D31MOA</a> | Active        | Preproduction        | QFM (MOA)   28 | 1   EIAJ TRAY (10+1)  | -           | Call TI                              | Call TI                           | -40 to 105   |                     |
| PTPSM831D31MOA.A               | Active        | Preproduction        | QFM (MOA)   28 | 1   EIAJ TRAY (10+1)  | -           | Call TI                              | Call TI                           | -40 to 105   |                     |
| PTPSM831D31MOA.B               | Active        | Preproduction        | QFM (MOA)   28 | 1   EIAJ TRAY (10+1)  | -           | Call TI                              | Call TI                           | -40 to 105   |                     |
| <a href="#">TPSM831D31MOA</a>  | Active        | Production           | QFM (MOA)   28 | 24   EIAJ TRAY (10+1) | Exempt      | Call TI                              | Level-3-260C-168 HR               | -40 to 105   |                     |
| TPSM831D31MOA.A                | Active        | Production           | QFM (MOA)   28 | 24   EIAJ TRAY (10+1) | Exempt      | Call TI                              | Level-3-260C-168 HR               | -40 to 105   |                     |
| TPSM831D31MOA.B                | Active        | Production           | QFM (MOA)   28 | 24   EIAJ TRAY (10+1) | Exempt      | Call TI                              | Level-3-260C-168 HR               | -40 to 105   |                     |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司