


采用增强型 Hotrod™ QFN 封装的 TPSM560R6 60V 输入、1V 至 6V 输出、600mA 电源模块

1 特性

- 提供功能安全
 - 可提供用于功能安全系统设计的文档
- 5.0mm × 5.5mm × 4.0mm 增强型 HotRod™ QFN
 - 出色的热性能：在 85°C 且无散热的情况下高达 18W 的输出功率
 - 标准封装尺寸：单个大型散热焊盘和所有引脚均分布在封装外围
- 专为可靠耐用的应用而设计
 - 宽输入电压范围：4.2V 至 60V
 - 高达 66V 的输入电压瞬态保护
 - 工作结温范围：-40°C 至 +125°C
 - 带 EXT 后缀器件的结温范围：-55°C 至 +125°C
- 400kHz 固定开关频率
- FPWM 运行模式
- 针对超低 EMI 要求进行了优化
 - 集成屏蔽式电感器和高速旁路电容器
 - 符合 EN55011 EMI 标准
 - 扩频选项降低干扰 (EMI)
- 26μA 非开关静态电流
- 单调启动至预偏置输出
- 无环路补偿或自举组件
- 具有迟滞功能的精密使能和输入 UVLO
- 具有迟滞功能的热关断保护
- 使用 WEBENCH® Power Designer 创建定制稳压器设计方案

2 应用

- 现场发送器和传感器、PLC 模块
- 恒温器、视频监控、HVAC 系统
- 交流和伺服驱动器、旋转编码器
- 工业运输、资产跟踪
- 负输出应用



典型电路原理图

3 说明


TPSM560R6 是一款高度集成的 600mA 电源模块，在热增强型 QFN 封装内整合了一个带有功率 MOSFET 的 60V 输入直流/直流降压转换器、一个屏蔽式电感器和多个无源器件。此 5.0mm × 5.5mm × 4.0mm、15 引脚 QFN 封装采用增强型 HotRod QFN 技术来实现增强的热性能、小尺寸和低 EMI。封装引脚外露，具有单个大型散热焊盘，方便布局布线 and 组装。

TPSM560R6 是一款紧凑、易用的电源模块，具有 1.0V 至 6V 的可调节宽输出电压范围。该总体解决方案仅需四个外部元件，并且省去了设计流程中的环路补偿和磁性元件选型过程。TPSM560R6 具有全套功能，包括电源正常状态指示、可编程 UVLO、预偏置启动、过流和温度保护，因此是为各种应用供电的出色器件。空间受限型应用可从 5.0mm × 5.5mm 封装中受益。

器件信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸 (标称值) |
|-----------|-------------------|---------------|
| TPSM560R6 | QFN (15) | 5.0mm × 5.5mm |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



典型效率 (V_{OUT} = 5V)



Table of Contents

| | | | |
|---|-----------|--|-----------|
| 1 特性 | 1 | 7.4 Device Functional Modes..... | 14 |
| 2 应用 | 1 | 8 Applications and Implementation | 16 |
| 3 说明 | 1 | 8.1 Application Information..... | 16 |
| 4 Revision History | 2 | 8.2 Typical Application..... | 16 |
| 5 Pin Configuration and Functions | 3 | 9 Power Supply Recommendations | 18 |
| 6 Specifications | 4 | 10 Layout | 19 |
| 6.1 Absolute Maximum Ratings | 4 | 10.1 Layout Guidelines..... | 19 |
| 6.2 ESD Ratings | 4 | 10.2 Layout Example..... | 19 |
| 6.3 Recommended Operating Conditions | 5 | 11 Device and Documentation Support | 23 |
| 6.4 Thermal Information | 5 | 11.1 Device Support..... | 23 |
| 6.5 Electrical Characteristics | 6 | 11.2 Documentation Support..... | 23 |
| 6.6 Typical Characteristics ($V_{IN} = 12\text{ V}$)..... | 7 | 11.3 Receiving Notification of Documentation Updates.. | 23 |
| 6.7 Typical Characteristics ($V_{IN} = 24\text{ V}$)..... | 8 | 11.4 支持资源..... | 23 |
| 6.8 Typical Characteristics ($V_{IN} = 48\text{ V}$)..... | 9 | 11.5 Trademarks..... | 23 |
| 6.9 Typical Characteristics ($V_{IN} = 60\text{ V}$)..... | 10 | 11.6 Electrostatic Discharge Caution..... | 24 |
| 7 Detailed Description | 11 | 11.7 术语表..... | 24 |
| 7.1 Overview..... | 11 | 12 Mechanical, Packaging, and Orderable Information | 24 |
| 7.2 Functional Block Diagram..... | 11 | | |
| 7.3 Feature Description..... | 12 | | |

4 Revision History

| DATE | REVISION | NOTES |
|----------------|----------|-----------------|
| September 2021 | * | Initial release |

5 Pin Configuration and Functions




图 5-1. 15-Pin QFN RDA Package (Top View)

表 5-1. Pin Functions

| PIN | | TYPE ⁽¹⁾ | DESCRIPTION |
|----------|-------|---------------------|--|
| NO. | NAME | | |
| 10 | AGND | G | Analog ground. Zero voltage reference for internal references and logic. All electrical parameters are measured with respect to this pin. <i>This pin must be connected to PGND at a single point.</i> See 节 10.2 for a recommended layout. |
| 5 | DNC | — | Do not connect. Do not connect this pin to ground, to another pin, or to any other voltage. This pin is connected to the internal bootstrap capacitor. This pin must be soldered to an isolated pad. |
| 2 | EN | I | Enable pin. This pin turns the converter on when pulled high and turns off the converter when pulled low. This pin can be connected directly to VIN. <i>Do not float.</i> This pin can be used to set the input undervoltage lockout with two resistors. See 节 7.3.4. |
| 9 | FB | I | Feedback input. Connect the mid-point of the feedback resistor divider to this pin. Connect the upper resistor (R_{FBT}) of the feedback divider to V _{OUT} at the desired point of regulation. Connect the lower resistor (R_{FBB}) of the feedback divider to AGND. |
| 3, 6, 13 | NC | — | Not connected. These pins are not connected to any circuitry within the module. Leaving these pins unconnected to any other signal increases spacing near the high voltage pins (VIN, SW, EN, and DNC). However, if the high voltage spacing is not needed in the application, connecting these pins to the PGND plane can help enhance shielding and thermal performance. |
| 15 | PGND | G | Power ground. This is the return current path for the power stage of the device. Connect this pad to the input supply return, load return, and capacitors associated with the VIN and VOUT pins. See 节 10.2 for a recommended layout. |
| 12 | PGOOD | O | Power-good pin. An open-drain output that asserts low if the feedback voltage is not within the specified window thresholds. A 10-k Ω to 100-k Ω pullup resistor is required and can be tied to the V5V pin or other DC voltage less than 18 V. If not used, this pin can be left open or connected to PGND. |
| 4 | SW | O | Switch node. Do not place any external component on this pin or connect to any signal. |
| 1, 14 | VIN | I | Input supply voltage. Connect the input supply to these pins. Connect input capacitors between these pins and PGND in close proximity to the device. |
| 7, 8 | VOUT | O | Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external output capacitors between these pins and PGND. |
| 11 | V5V | O | Internal 5-V LDO output. Supplies internal control circuits. Do not connect to external loads. This pin can be used as logic supply for the PGOOD pin. |

(1) G = Ground, I = Input, O = Output

6 Specifications

6.1 Absolute Maximum Ratings

Over the operating ambient temperature range⁽¹⁾

| PARAMETER | | MIN | MAX | UNIT |
|--|--|-------|-----------------------|------|
| Input voltage | VIN to PGND | - 0.3 | 66 | V |
| | EN to AGND ⁽²⁾ | - 0.3 | V _{IN} + 0.3 | |
| | PGOOD to AGND ⁽²⁾ | - 0.3 | 22 | |
| | FB to AGND | - 0.3 | 5.5 | |
| | AGND to PGND | - 0.3 | 0.3 | |
| Output voltage | VOU _T to PGND ⁽²⁾ | - 0.3 | 30 | |
| | VCC to AGND | 0 | 5.5 | |
| Operating IC junction temperature, T _J ⁽³⁾ | | - 40 | 125 | °C |
| Storage temperature, T _{stg} | | - 55 | 150 | |
| Peak reflow case temperature | | | 245 | |
| Maximum number of reflows allowed | | | 3 | |
| Mechanical vibration | Mil-STD-883H, Method 2007.3, 1 msec, 1/2 sine, mounted | | 20 | G |
| Mechanical shock | Mil-STD-883H, Method 2002.5, 20 to 2000Hz | | 500 | G |

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.
- (3) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves in the *Typical Characteristics* sections, makes sure that the maximum junction temperature of any component inside the module is never exceeded.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM) ⁽¹⁾ | ±1500 | V |
| | | Charged-device model (CDM) ⁽²⁾ | ±1500 | |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating ambient temperature range (unless otherwise noted) ⁽¹⁾

| | MIN | MAX | UNIT |
|--|-----|------------------|------|
| Input voltage, V_{IN} | 4.2 | 60 | V |
| Output voltage, V_{OUT} | 1 | 6 ⁽³⁾ | V |
| Output current, I_{OUT} | 0 | 0.6 | A |
| EN voltage, V_{EN} ⁽²⁾ | 0 | V_{IN} | V |
| PGOOD pullup voltage, V_{PGOOD} ⁽²⁾ | 0 | 18 | V |
| Operating ambient temperature, T_A | -40 | 105 | °C |

- (1) Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For specifications, see the [Electrical Characteristics](#).
- (2) The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.
- (3) The recommended maximum output voltage varies depending input voltage.

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | | TPSM560R6 | UNIT |
|-------------------------------|---|----------|-----------|------|
| | | | RDA (QFN) | |
| | | | 15 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance ⁽²⁾ | Nat Conv | 20.4 | °C/W |
| | | 100 LFM | 18.9 | °C/W |
| | | 200 LFM | 17.6 | °C/W |
| ψ_{JT} | Junction-to-top characterization parameter ⁽³⁾ | | 3.6 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter ⁽⁴⁾ | | 15.3 | °C/W |
| T_{SHDN} | Thermal shutdown temperature | | 170 | °C |
| | Recovery temperature | | 158 | °C |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) The junction-to-ambient thermal resistance, $R_{\theta JA}$, applies to devices soldered directly to a 6.35-cm × 8.25-cm, four-layer PCB with 2-oz. copper. Additional airflow and PCB copper area reduces $R_{\theta JA}$. See [Section 10.2.1](#) for more information.
- (3) The junction-to-top board characterization parameter, ψ_{JT} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). $T_J = \psi_{JT} \times P_{dis} + T_T$; where P_{dis} is the power dissipated in the device and T_T is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature, T_J , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). $T_J = \psi_{JB} \times P_{dis} + T_B$; where P_{dis} is the power dissipated in the device and T_B is the temperature of the board 1mm from the device.

6.5 Electrical Characteristics

Limits apply over $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{IN} = 24\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 600\text{ mA}$, (unless otherwise noted); minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|--|--------------------|--------------------|------|---------------|
| INPUT VOLTAGE (V_{IN}) | | | | | | |
| V_{IN} | Input voltage range | Over I_{OUT} range | 4.2 ⁽¹⁾ | | 60 | V |
| | V_{IN} turn on | V_{IN} increasing, $I_{OUT} = 0\text{ A}$, $V_{EN} = V_{IN}$ | | 3.8 | | V |
| | V_{IN} turn off | V_{IN} decreasing, $I_{OUT} = 0\text{ A}$, $V_{EN} = V_{IN}$ | | 3.3 | | V |
| I_{SHDN} | Shutdown supply current | $V_{EN} = 0\text{ V}$, $I_{OUT} = 0\text{ A}$ | | 5 | | μA |
| INTERNAL LDO ($V5V$) | | | | | | |
| $V5V$ | Internal LDO output voltage appearing at the $V5V$ pin | $6\text{ V} \leq V_{IN} \leq 60\text{ V}$ | 4.75 | 5 | 5.25 | V |
| FEEDBACK | | | | | | |
| V_{FB} | Load regulation | $T_A = +25^{\circ}\text{C}$, $0\text{ A} \leq I_{OUT} \leq 0.6\text{ A}$ | | 0.057% | | |
| V_{FB} | Line regulation | $T_A = +25^{\circ}\text{C}$, $I_{OUT} = 0\text{ A}$, $6\text{ V} \leq V_{IN} \leq 60\text{ V}$ | | 0.024% | | |
| I_{FB} | Current into the FB pin | $FB = 1\text{ V}$ | | 0.2 | | nA |
| CURRENT | | | | | | |
| I_{OUT} | Output current | $T_A = 25^{\circ}\text{C}$ | 0 | | 0.6 | A |
| I_{OUT} | Overcurrent threshold | $V_{OUT} = 3.3\text{ V}$, $T_A = 25^{\circ}\text{C}$ | | 0.89 | | A |
| V_{HC} | FB pin voltage required to trip short-circuit hiccup mode | | | 0.4 | | V |
| t_{HC} | Time between current-limit hiccup burst | | | 94 | | ms |
| ENABLE (EN PIN) | | | | | | |
| $V_{EN-VCC-H}$ | EN input level required to turn on internal LDO | Rising threshold | | | 1.14 | V |
| $V_{EN-VCC-L}$ | EN input level required to turn off internal LDO | Falling threshold | 0.3 | | | V |
| V_{EN-H} | EN input level required to start switching | Rising threshold | 1.157 | 1.231 | 1.30 | V |
| V_{EN-HYS} | Hysteresis below V_{EN-H} | Hysteresis below V_{EN-H} ; falling | | 110 | | mV |
| I_{LKG-EN} | Enable input leakage current | $V_{EN} = 3.3\text{ V}$ | | 0.2 | | nA |
| POWER GOOD (PGOOD PIN) | | | | | | |
| $V_{PG-LOW-UP}$ | V_{OUT} rising (fault) | % of FB voltage | | 107% | | |
| $V_{PG-HIGH-DN}$ | V_{OUT} falling (good) | % of FB voltage | | 105% | | |
| $V_{PG-HIGH-UP}$ | V_{OUT} rising (good) | % of FB voltage | | 95% | | |
| $V_{PG-LOW-DN}$ | V_{OUT} falling (fault) | % of FB voltage | | 93% | | |
| R_{PG} | Power-good flag $R_{DS(on)}$ | $V_{EN} = 0\text{ V}$ | | 35 | | Ω |
| V_{IN-PG} | Minimum input voltage for proper PGOOD function | $I_{PG} = 50\text{ }\mu\text{A}$, $EN = 0\text{ V}$ | | | 2 | V |
| PERFORMANCE | | | | | | |
| η | Efficiency | $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 0.75\text{ A}$, $T_A = 25^{\circ}\text{C}$ | | 81% | | |
| η | Efficiency | $V_{OUT} = 5.0\text{ V}$, $I_{OUT} = 0.75\text{ A}$, $T_A = 25^{\circ}\text{C}$ | | 86% | | |
| SOFT START | | | | | | |
| t_{SS} | Internal soft-start time | | | 4.5 | | ms |
| SWITCHING FREQUENCY | | | | | | |
| f_{SW} | Switching frequency | $I_{OUT} = 0.75\text{ A}$, $T_A = 25^{\circ}\text{C}$ | 340 | 400 ⁽²⁾ | 460 | kHz |

(1) The recommended minimum V_{IN} is 4.2 V or ($V_{OUT} + 600\text{ mV}$), whichever is greater.

(2) The typical switching frequency of this device changes based on operating conditions.

6.6 Typical Characteristics ($V_{IN} = 12\text{ V}$)

$T_A = 25^\circ\text{C}$, unless otherwise noted.




图 6-1. Efficiency






图 6-2. Power Dissipation



$C_{OUT} = 2 \times 47\text{ }\mu\text{F}$, 25-V, ceramic

图 6-3. Output Voltage Ripple



Device soldered to a 63.5-mm × 82.5-mm, 4-layer PCB

图 6-4. Safe Operating Area (All V_{OUT})

6.7 Typical Characteristics ($V_{IN} = 24\text{ V}$)

$T_A = 25^\circ\text{C}$, unless otherwise noted.




图 6-5. Efficiency






图 6-6. Power Dissipation



$C_{OUT} = 2 \times 47\text{-}\mu\text{F}$, 25-V, ceramic

图 6-7. Output Voltage Ripple



Device soldered to a 63.5-mm \times 82.5-mm, 4-layer PCB

图 6-8. Safe Operating Area (All V_{OUT})

6.8 Typical Characteristics ($V_{IN} = 48\text{ V}$)

$T_A = 25^\circ\text{C}$, unless otherwise noted.




图 6-9. Efficiency






图 6-10. Power Dissipation



$C_{OUT} = 2 \times 47\text{-}\mu\text{F}$, 25-V, ceramic

图 6-11. Output Voltage Ripple



Device soldered to a 63.5-mm × 82.5-mm, 4-layer PCB

图 6-12. Safe Operating Area (All V_{OUT})

6.9 Typical Characteristics ($V_{IN} = 60\text{ V}$)

$T_A = 25^\circ\text{C}$, unless otherwise noted.




图 6-13. Efficiency






图 6-14. Power Dissipation




$C_{OUT} = 2 \times 47\text{-}\mu\text{F}$, 25-V, ceramic

图 6-15. Output Voltage Ripple



Device soldered to a 63.5-mm × 82.5-mm, 4-layer PCB

图 6-16. Safe Operating Area ($V_{OUT} = 3.3\text{ V}$)



Device soldered to a 63.5-mm × 82.5-mm, 4-layer PCB

图 6-17. Safe Operating Area ($V_{OUT} = 5.0\text{ V}$)

7 Detailed Description


7.1 Overview

The TPSM560R6 converter is an easy-to-use, synchronous buck, DC-DC power module that operates from a 4.2-V to 60-V supply voltage. The device is intended for step-down conversions from 5-V, 12-V, 24-V, and 48-V unregulated, semi-regulated, or fully-regulated supply rails. With an integrated power controller, inductor, and MOSFETs, the TPSM560R6 delivers up to 600-mA DC load current, with high efficiency and ultra-low input quiescent current, in a very small solution size. Although designed for simple implementation, this device offers flexibility to optimize its usage according to the target application. Control-loop compensation is not required, reducing design time and external component count.

The TPSM560R6 incorporates several features for comprehensive system requirements, including the following:

- An open-drain power-good circuit for power-rail sequencing and fault reporting
- Monotonic start-up into prebiased loads
- Precision enable with customizable hysteresis for programmable line undervoltage lockout (UVLO)
- Overcurrent and thermal shutdown with automatic recovery

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Adjustable Output Voltage (FB)

The TPSM560R6 has an adjustable output voltage range of 1.0 V to 6 V. Setting the output voltage requires two resistors, R_{FBT} and R_{FBB} (see 图 7-1). Connect R_{FBT} between VOUT, at the regulation point, and the FB pin. Connect R_{FBB} between the FB pin and AGND (pin 10). The recommended value of R_{FBT} is 10 k Ω . The value for R_{FBB} can be calculated using 方程式 1.

$$R_{FBB} = \frac{1.0}{V_{OUT} - 1.0} \times R_{FBT} \quad (1)$$




图 7-1. FB Resistor Divider

表 7-1. Standard R_{FBB} Values

| VOUT (V) | R_{FBB} (k Ω) ⁽¹⁾ |
|----------|--|
| 1.0 | open |
| 1.2 | 49.9 |
| 1.5 | 20.0 |
| 1.8 | 12.4 |
| 2.0 | 10.0 |
| 2.5 | 6.65 |
| 3.0 | 4.99 |
| 3.3 | 4.32 |
| 5.0 | 2.49 |
| 6.0 | 2.0 |

(1) $R_{FBT} = 10 \text{ k}\Omega$

Select an R_{FBT} value of 10 k Ω for most applications. Larger R_{FBT} consumes less DC current, which is mandatory if light-load efficiency is critical. However, R_{FBT} larger than 1 M Ω is not recommended as the feedback path becomes more susceptible to noise. High feedback resistance generally requires more careful layout of the feedback path. It is important to keep the feedback trace as short as possible while keeping the feedback trace away from the noisy area of the PCB. For more layout recommendations, see 节 10.

7.3.2 Minimum Input Capacitance

The TPSM560R6 requires a minimum input capacitance of 9.4 μF ($2 \times 4.7 \mu\text{F}$) of ceramic type. High-quality, ceramic-type X5R or X7R capacitors with sufficient voltage rating are required. Place the input capacitors, as close as possible to both VIN pins of the device between VIN and PGND, as shown in 节 10.1. Applications with transient load requirements can benefit from adding additional bulk capacitance to the input as well.

7.3.3 Minimum Output Capacitance

The TPSM560R6 requires a minimum amount of ceramic output capacitance depending on the output voltage setting. The amount of required output capacitance is shown in 图 7-2 and is the amount of *effective* capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors, the package size, voltage rating, and dielectric material contributes to differences between the standard rated value and the actual effective value of the capacitance. Additional output capacitance above the minimum can be added to reduce output voltage ripple and to improve transient response. When adding additional capacitance above the minimum, the capacitance can be ceramic type, low-ESR polymer type, or a combination of the two.




图 7-2. Minimum Required Output Capacitance

7.3.4 Precision Enable (EN), Undervoltage Lockout (UVLO), and Hysteresis (HYS)

The EN pin provides precision ON and OFF control for the TPSM560R6. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. The simplest way to enable the device is to connect EN directly to VIN. This allows the device to start up when V_{IN} is within its valid operating range. An external logic signal can also be used to drive the EN input to toggle the output on and off and for system sequencing or protection. *This input must not be allowed to float.*

The TPSM560R6 implements internal undervoltage lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage is below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 3.8 V (typical) with a typical hysteresis of 500 mV.

If an application requires a higher UVLO threshold, the EN input supports adjustable UVLO by connecting a resistor divider from VIN to the EN pin. Applying a voltage greater than or equal to 1.14 V causes the device to enter Standby mode, powering the internal LDO, but not producing an output voltage. Increasing the EN voltage to 1.231 V (typical) fully enables the device, allowing it to enter Start-up mode and start the soft-start period. When the EN input is brought below 1.121 V (110-mV hysteresis), the regulator stops running and enters Standby mode. Further decrease in the EN voltage to below 0.3 V completely shuts down the device.

The TPSM560R6 uses a reference-based soft start that prevents output voltage overshoots and large inrush currents as the regulator is starting up. The rise time of the output voltage is approximately 4 ms.

7.3.5 Power Good (PGOOD)

The TPSM560R6 provides a PGOOD signal to indicate when the output voltage is within regulation. Use the PGOOD signal for output monitoring, fault protection, or start-up sequencing of downstream converters. PGOOD is an open-drain output that requires a pullup resistor to a DC supply not greater than 18 V. V5V or VOUT can be used as the pullup voltage source. A typical range of pullup resistance is 10 k Ω to 100 k Ω . If necessary, use a resistor divider to decrease the voltage from a higher voltage pullup rail. If this function is not needed, the PGOOD pin must be grounded.

When the output voltage exceeds 95% (rising) or decreases below 105% (falling) of the setpoint, the internal PGOOD switch turns off and PGOOD can be pulled high by the external pullup. If the FB voltage falls below 93% or rises above 107% of the setpoint, the internal PGOOD switch turns on, and PGOOD is pulled low to indicate that the output voltage is out of regulation.

Note that during initial power up, a delay of approximately 4 ms (typical) is inserted from the time that EN is asserted to the time that the power-good flag goes high. This delay only occurs during start-up and is not encountered during normal operation of the power-good function.

7.3.6 Overcurrent Protection (OCP)

The TPSM560R6 is protected from overcurrent conditions using cycle-by-cycle current limiting for overload conditions and Hiccup mode for short circuits. The current is compared every switching cycle to the current limit threshold. During an overcurrent condition, the output voltage decreases.

7.3.7 Thermal Shutdown

Thermal shutdown is an integrated self-protection used to limit junction temperature and prevent damage related to overheating. Thermal shutdown turns off the device when the junction temperature exceeds 170°C (typical) to prevent further power dissipation and temperature rise. Junction temperature decreases after shutdown, and the TPSM560R6 restarts when the junction temperature falls to 158°C (typical).

7.4 Device Functional Modes

7.4.1 Active Mode

The TPSM560R6 is in Active mode when VIN is above the turn-on threshold and the EN pin voltage is above the EN high threshold. Connect the EN pin to VIN to allow the device to start up when a valid input voltage is applied. This allows self start-up of the TPSM560R6 when the input voltage is in the operation range of 4.2 V to 60 V. Connecting a resistor divider between VIN, EN, and AGND adjusts the UVLO to delay the turn on until VIN is closer to its regulated voltage.

7.4.2 Standby Mode

Start-up and shutdown are controlled by the EN input. This input features precision thresholds, allowing the use of an external voltage divider to provide an adjustable input UVLO. Applying a voltage greater than or equal to 1.14 V causes the device to enter Standby mode, powering the internal LDO, but not producing an output voltage. Increasing the EN voltage to 1.231 V (typical) fully enables the device, allowing it to enter Start-up mode and starting the soft-start period. When the EN input is brought below 1.121 V (110-mV hysteresis), the regulator stops running and enters Standby mode. Further decrease in the EN voltage to below 0.3 V completely shuts down the device.

7.4.3 Shutdown Mode

The EN pin provides ON and OFF control for the TPSM560R6. When V_{EN} is below the EN low threshold, the device is in shutdown mode. Both the internal LDO and the switching regulator are off. The quiescent current in shutdown mode drops to 5 μ A at $V_{IN} = 24$ V.

8 Applications and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPSM560R6 only requires a few external components to convert from a wide range of supply voltages to a fixed output voltage. To expedite and streamline the process of designing of a TPSM560R6, WEBENCH® online software is available to generate complete designs, leveraging iterative design procedures and access to comprehensive component databases. The following section describes the design procedure to configure the TPSM560R6 power module.

As mentioned previously, the TPSM560R6 also integrates several optional features to meet system design requirements, including precision enable, UVLO, and PGOOD indicator. The following application circuit shows the TPSM560R6 configuration options suitable for several application use cases. Refer to the [TPSM560R6EVM User's Guide](#) for more detail.

8.2 Typical Application

图 8-1 shows the schematic diagram of a 24-V input, 5-V output, 600-mA converter.




图 8-1. TPSM560R6 Typical Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as the input parameters and follow the design procedures in 节 8.2.2.

表 8-1. Design Example Parameters

| DESIGN PARAMETER | VALUE |
|--------------------------|--------------|
| Input voltage V_{IN} | 24 V typical |
| Output voltage V_{OUT} | 5 V |
| Output current rating | 600 mA |

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM560R6 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Output Voltage Setpoint

The output voltage of the TPSM560R6 device is externally adjustable using a resistor divider. The recommended value of R_{FBT} is 10 k Ω . The value for R_{FBB} can be selected from [表 7-1](#) or calculated using [方程式 2](#):

$$R_{FBB} = \frac{1.0}{V_{OUT} - 1.0} \times R_{FBT} \quad (2)$$

For the desired output voltage of 5 V, the formula yields a value of 2.5 k Ω . Choose the closest available standard value of 2.49 k Ω for R_{FBB} .

8.2.2.3 Input Capacitors

The TPSM560R6 requires a minimum input capacitance of $2 \times 4.7\text{-}\mu\text{F}$ ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. The voltage rating of input capacitors must be greater than the maximum input voltage.

For this design, $2 \times 4.7\text{-}\mu\text{F}$, 100-V ceramic capacitors are selected.

8.2.2.4 Output Capacitor Selection

The TPSM560R6 requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies with the output voltage. See [图 7-2](#) for the required output capacitance. Additional output capacitance can be added to reduce ripple voltage or for applications with transient load requirements.

For this design example, $4 \times 100\text{-}\mu\text{F}$, 10-V, ceramic capacitors are used.

8.2.2.5 Power-Good Signal

Applications requiring a power-good signal to indicate that the output voltage is present and in regulation must use a pullup resistor between the PGOOD pin and a valid voltage source.

For this design a 100-k Ω resistor is placed between the PGOOD pin and the V5V pin (the internal 5-V LDO output).

8.2.3 Application Curves




图 8-2. Start-Up Waveforms




图 8-3. Enable Shutdown Waveforms




图 8-4. Output Ripple Waveform




图 8-5. Transient Response Waveform

9 Power Supply Recommendations

The TPSM560R6 is designed to operate from an input voltage supply range between 4.2 V and 60 V. This input supply must be able to provide the maximum input current and maintain a voltage above the set UVLO voltage. Make sure that the resistance of the input supply rail is low enough that an input current transient does not cause a high enough drop at the TPSM560R6 supply rail to cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the TPSM560R6, additional bulk capacitance can be required in addition to the ceramic input capacitance. A 47- μF electrolytic capacitor is a typical choice for this function, whereby the capacitor ESR provides a level of damping against input filter resonances. A typical ESR of 0.5 Ω provides enough damping for most input circuit configurations.

10 Layout

The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. Use the following guidelines to design a PCB with the best power conversion performance, optimal thermal performance, and minimal generation of unwanted EMI.

10.1 Layout Guidelines

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. 图 10-1 and 图 10-2 show a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- *Connect all PGND pins together using copper plane.*
- Connect AGND pin to the PGND copper at a single point near the pin.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place R_{FBT} and R_{FBB} as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.

10.2 Layout Example




图 10-1. Typical Layout




图 10-2. Typical Top-Layer




图 10-3. Typical Mid-Layer




图 10-4. Typical PGND-Layer

10.2.1 Theta JA Versus PCB Area

The amount of PCB copper as well as airflow effects the thermal performance of the device. 图 10-5 shows the effects of copper area and airflow on the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the TPSM560R6. The junction-to-ambient thermal resistance versus PCB area is plotted for a 4-layer PCB.

To determine the required copper area for an application:

1. Determine the maximum power dissipation of the device in the application by referencing the power dissipation graphs in the *Typical Characteristics*.
2. Calculate the maximum θ_{JA} using 方程式 3 and the maximum ambient temperature of the application.

$$\theta_{JA} = \frac{(125^{\circ}\text{C} - T_{A(\text{max})})}{P_{D(\text{max})}} \quad (^{\circ}\text{C}/\text{W}) \quad (3)$$

3. Reference 图 10-5 to determine the minimum required PCB area for the application conditions.




图 10-5. θ_{JA} vs PCB Area

10.2.2 Package Specifications

表 10-1. Package Specifications Table

| TPSM560R6 | | VALUE | UNIT |
|-----------------------------|---|-------|------|
| Weight | | 429 | mg |
| Flammability | Meets UL 94 V-O | | |
| MTBF Calculated Reliability | Per Bellcore TR-332, 50% stress, $T_A = 40^{\circ}\text{C}$, ground benign | 87.7 | MHrs |

10.2.3 EMI

The TPSM560R6 is compliant with EN55011 radiated emissions. 图 10-6 through 图 10-9 show typical examples of radiated emission plots for the TPSM5601R5H (1.5-A, 1-MHz version). Expect similar results for the TPSM560R6. The graphs include the plots of the antenna in the horizontal and vertical positions.

10.2.3.1 EMI Plots

EMI plots were measured using the standard TPSM5601R5HEVM.




图 10-6. Radiated Emissions 24-V Input, 5-V Output, 1.5-A Load




图 10-7. Radiated Emissions 24-V Input, 5-V Output, 1.5-A Load (Spread Spectrum)




图 10-8. Radiated Emissions 24-V Input, 12-V Output, 1.5-A Load




图 10-9. Radiated Emissions 48-V Input, 12-V Output, 1.5-A Load

11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 Development Support

For development support, see the following:

- For TI's reference design library, visit [TI Designs](#).
- To view a related device of this product, see the [TPSM5601R5Hx](#).

11.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPSM560R6 device with WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance.
- Run thermal simulations to understand board thermal performance.
- Export customized schematic and layout into popular CAD formats.
- Print PDF reports for the design, and share the design with colleagues.

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [TPSM560R6EVM User's Guide](#)
- Texas Instruments, [Using the TPSM5601R5Hx in an Inverting Buck-Boost Topology Application Report](#)
- Texas Instruments, [Using New Thermal Metrics Application Report](#)
- Texas Instruments, [Semiconductor and IC Package Thermal Metrics Application Report](#)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

11.5 Trademarks

HotRod™ and TI E2E™ are trademarks of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this datasheet, refer to the left-hand navigation.

重要声明和免责声明

TI 提供技术和可靠性数据 (包括数据表) 、设计资源 (包括参考设计) 、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做任何明示或暗示的担保, 包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任: (1) 针对您的应用选择合适的 TI 产品, (2) 设计、验证并测试您的应用, (3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更, 恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务, TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/legal/termsofsale.html>) 或 [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2021, 德州仪器 (TI) 公司

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| TPSM560R6RDAR | Active | Production | B3QFN (RDA) 15 | 1000 LARGE T&R | Yes | NIPDAU | Level-3-245C-168 HR | -40 to 125 | 560R6 |
| TPSM560R6RDAR.A | Active | Production | B3QFN (RDA) 15 | 1000 LARGE T&R | Yes | NIPDAU | Level-3-245C-168 HR | -40 to 125 | 560R6 |
| TPSM560R6RDAR.B | Active | Production | B3QFN (RDA) 15 | 1000 LARGE T&R | - | Call TI | Call TI | -40 to 125 | |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

EXAMPLE STENCIL DESIGN

RDA0015A

B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 15:
56% PRINTED SOLDER COVERAGE BY AREA
SCALE: 16X

4224086/C 03/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司