

Sample &

🖥 Buy



#### TPS92512, TPS92512HV

ZHCSDG5A - FEBRUARY 2015 - REVISED MARCH 2015

TPS92512 具有集成模拟电流调节功能的 2.5A 降压发光二极管 (LED) 驱动器

Technical

Documents

# 1 特性

- 集成 200mΩ 高侧金属氧化物半导体场效应晶体管 (MOSFET)
- 4.5V 至 42V 输入电压范围 (TPS92512HV 为 4.5V 至 60V)
- 0V 至 300mV 可调基准电压
- ±5% LED 电流精度
- 100kHz 至 2MHz 开关频率范围
- 专用脉宽调制 (PWM) 调光输入
- 可调节欠压闭锁
- 过流保护
- 过热保护
- MSOP-10 封装, 采用 PowerPAD™

# 2 应用范围

- 街道照明
- 紧急/出口照明
- 一般工业和商业用照明
- 零售照明
- 电器照明
- 运输照明
- 立体发光字
- 光条

# 3 说明

Tools &

Software

TPS92512/HV 为 2.5A 降压电流稳压器,其集成有 MOSFET,用于驱动高电流 LED。这两款 LED 驱动 器的输入电压上限分别为 42V 和 60V (HV),并且可在 峰值电流模式控制下以用户选择的固定频率工作,同时 可提供出色的线路和负载调节性能。

Support &

Community

2.2


TPS92512/HV LED 驱动器特有分别用于模拟调光和脉宽调制 (PWM) 调光的独立输入,并且不会影响到亮度控制,对比度分别高达 10:1 和 100:1 以上。 PWM 输入符合低压逻辑标准,可轻松连接各类微控制器。 通过 IADJ 输入,可使用 0V 至 1.8V 的外部信号在 0V 至 300mV 范围内调整模拟 LED 电流设定值。

对于使用两个或两个以上 TPS92512/HV LED 驱动器 的多灯串应用,可通过外部时钟来过驱动内部振荡器, 以确保所有转换器工作在同一频率下,从而降低出现拍 频的几率并简化系统电磁干扰 (EMI) 滤波设计。该器 件具有一个带滞后功能的可调节输入欠压闭锁 (UVLO) 引脚,可根据具体的电源电压条件灵活设置起始/停止 电压。


TPS92512 具有逐周期过流保护和热关断保护。 该器 件采用 10 引脚 HVSSOP PowerPAD™ 封装。

	器件信息(1)	
器件型号	封装	封装尺寸(标称值)
TPS92512		E 00mm v 2 00mm
TPS92512HV	HVSSOP (10)	5.00mm x 3.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



# 效率与输入电压间的关系 1.5A 电流下的 7 个白色 LED (V<sub>OUT</sub> = 23V)



4 简化电路原理图

# TPS92512, TPS92512HV

ZHCSDG5A – FEBRUARY 2015– REVISED MARCH 2015

# 目录

1 2 3 4	应用 说明 简化	1  范围1  1  .电路原理图1
5 6		<sup>-</sup> 历史记录
7		cifications
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 5
	7.5	Electrical Characteristics5
	7.6	Timing Requirements 6
	7.7	Typical Characteristics 7
8	Deta	ailed Description
	8.1	Overview
	8.2	Functional Block Diagram9
	8.3	Feature Description9

# 5 修订历史记录

Changes from Original (February 2015) to Revision A				age
•	已将器件状态从:	产品预览更改为:	量产数据	1


8.4	Device Functional Modes	13
Арр	lication and Implementation	15
9.1	Application Information	15
9.2	Typical Application	17
9.3	Design Requirements	17
9.4	Detailed Design Procedure	18
9.5	Application Curves	20
Pow	ver Supply Recommendations	20
Lay	out	21
11.1	Layout Guidelines	21
11.2	Layout Example	21
器件	和文档支持	22
12.1	相关链接	22
12.2	商标	22
12.3	静电放电警告	22
12.4	术语表	22
机械	封装和可订购信息	22
	App           9.1           9.2           9.3           9.4           9.5           Pow           Lay           11.1           11.2           器件           12.1           12.2           12.3           12.4	Application and Implementation         9.1       Application Information         9.2       Typical Application         9.3       Design Requirements         9.4       Detailed Design Procedure



www.ti.com.cn



# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION			
NAME	NO.	TIFE	DESCRIPTION			
BOOT	1	0	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the output device, the output is forced to switch off until the capacitor is recharged.			
COMP	8	0	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.			
GND	9	G	Ground.			
IADJ	6	I	nalog current adjust pin. The voltage applied to this pin will set the current sense (ISENSE pin) voltage. ne range of the ADJ pin is 180 mV to 1.8 V and the corresponding ISENSE pin voltage is the IADJ pin oltage divided by 6.			
ISENSE	7	I	rting node of the transconductance (g <sub>M</sub> ) error amplifier.			
PDIM	4	I	/M dimming input pin. The duty cycle of the PWM signal linearly controls the average output current onverter.			
PH	10	0	The source of the internal high-side MOSFET.			
PowerPAD	PAD	G	GND pin must be electrically connected to the exposed pad directly beneath the device on the printed circuit board for proper operation.			
RT/CLK	5	I	Resistor timing and external clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to program the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin becomes a high impedance clock input to the internal PLL. If the clocking edges stop, the internal amplifier is re-enabled and the mode returns to the resistor-programmed function.			
UVLO	3	I	Adjustable undervoltage lockout. Set with resistor divider from VIN.			
VIN	2	Р	Input supply voltage, 4.5V to 42V or 4.5V to 60V for the HV version.			

(1) I = Input, O = Output, P = Supply, G = Ground

ZHCSDG5A-FEBRUARY 2015-REVISED MARCH 2015



www.ti.com.cn

# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

			MIN	MAX	UNIT	
		VIN (TPS92512HV)	-0.3	65		
		VIN (TPS92512)	-0.3	45		
	Input voltage	PDIM, UVLO	-0.3	5	V	
		BOOT		(PH + 8)	v	
		ISENSE, IADJ, COMP	-0.3	3		
		RT/CLK	-0.3	3.6		
		PH (TPS92512HV)	-0.6	65		
	Output voltage	PH (TPS92512)	-0.6	45	V	
		PH, 10-ns Transient	-2			
	Voltage Difference	PAD to GND		±200	mV	
	Source Current	PH		Current Limit	А	
	Sink current	VIN		Current Limit	А	
	Sink current	BOOT		1	mA	
TJ	Operating junction temperature		-40	150	°C	
T <sub>stg</sub>	Storage temperature		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

				VALUE	UNIT
M Electronic d'achemic	Human-body model (HBM),ESD stress voltage <sup>(1)</sup>	±2000	V		
	V(rep) Electrostatic discharge	Charged-device model (CDM), ESD stress voltage <sup>(2)</sup>	±500	V	

 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2 kV may actually have higher performance.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT	
VIN	Input voltage (TPS92512HV)	4.5	60	V	
VIIN	Input voltage (TPS92512)	4.5	42	v	
4	Switching frequency range using RT mode	100	2000	kHz	
f <sub>SW</sub>	Switching frequency range using CLK mode	300	2000		
t <sub>MIN(RT</sub> /CLK)	Minimum RT/CLK input pulse width for switching frequency synchronization	51		ns	
TJ	Operating junction temperature	-40	125	°C	

7.4 Thermal Infor	mation
-------------------	--------

	THERMAL METRIC <sup>(1)</sup>	TPS92512 TPS92512HV	UNIT
		DGQ (10 PINS)	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	66.7	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	37.5	0000
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.8	°C/W
Ψјв	Junction-to-board characterization parameter	37.1	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	15.4	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 7.5 Electrical Characteristics

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ,  $V_{VIN} = 12V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY \	/OLTAGE (VIN)					
VINUVLO	VIN undervoltage lockout threshold	No voltage hysteresis, rising and falling		2.94		V
IVINSD	Shutdown supply current	$V_{UVLO} = 0 \text{ V}, 4.5 \text{ V} \le V_{VIN} \le 42 \text{ V} (60 \text{ V for HV})$			11.5	μA
I <sub>VIN</sub>	Non-switching supply current	$V_{ISENSE} = 220 \text{ mV}, 4.5 \text{V} \le V_{VIN} \le 42 \text{ V} (60 \text{ V} \text{ for HV})$		337	407	μA
UNDER V	OLTAGE LOCKOUT (UVLO)				L. L.	
V <sub>UVLO</sub>	UVLO threshold voltage	Rising threshold	1.12	1.22	1.30	V
		V <sub>UVLO</sub> = 1.5 V (device enabled)		3.97		
	UVLO pin source current	V <sub>UVLO</sub> = 1 V (device disabled)		1.05		μA
ANALOG	CURRENT ADJUST (V <sub>IADJ</sub> , V <sub>ISENSE</sub> )					
		I <sub>IADJ</sub> = 1 μA		1.8		
V <sub>IADJ</sub>	IADJ clamp voltage	I <sub>IADJ</sub> = 100 μA		2.77		V
		V <sub>IADJ</sub> = 1.2 V, T <sub>J</sub> = 25°C to 125°C	191	200	210	
	Current sense voltage	V <sub>IADJ</sub> = 0.18 V, T <sub>J</sub> = 25°C to 125°C	21.4	30.0	40.0	mV
VISENSE		$I_{IADJ} = 1 \ \mu A, T_J = 25^{\circ}C \text{ to } 125^{\circ}C$	285	300	309	
		$I_{IADJ} = 100 \ \mu A, T_J = 25^{\circ}C \text{ to } 125^{\circ}C$	286	300	309	
	Current sense voltage level	$180 \text{ mV} \le \text{V}_{\text{IADJ}} \le 1.8 \text{V}$		V <sub>IADJ</sub> /6		
HIGH-SID	E MOSFET (BOOT, PH)					
		$V_{VIN} = 4.5 V$ , $(V_{BOOT} - V_{PH}) = 3.5 V$		232		
R <sub>DS(on)</sub>	On-resistance	$(V_{BOOT} - V_{PH}) = 6 V$		200	342	mΩ
V <sub>BOOT</sub>	BOOT-PH voltage	VPDIM = 3V		6		V
I <sub>BOOT</sub>	BOOT-PH current	$VPDIM = 0V, (V_{BOOT} - V_{PH}) = 5V$		93.9		μA
		Rising threshold		2.25	2.81	N/
V <sub>BOOTUV</sub>	BOOT-PH under voltage lockout	Falling threshold		1.99	2.40	V
t <sub>ON(min)</sub>	Minimum on time	V <sub>COMP</sub> = 0		140		ns
ERROR A	MPLIFIER (ISENSE, COMP)					
	Input bias current	V <sub>ISENSE</sub> = 200 mV		20		nA
g <sub>M(ea)</sub>	Transconductance gain	$V_{IADJ}$ = 1.2 V, 180 mV < $V_{ISENSE}$ < 220 mV, $V_{COMP}$ = 1 V		331		µA/V
	DC gain	$V_{IADJ} = 1.2 \text{ V}$ , $V_{ISENSE} = 0.2 \text{ V}$		10		kV/V
	Bandwidth			2.7		MHz
	Source/sink current	$V_{IADJ} = 1.2 \text{ V}$ , $V_{COMP} = 1 \text{ V}$ , $V_{ISENSE} = 200 \text{ mV} \pm 100 \text{ mV}$		±28		μA
CURRENT						
	Current limit threshold			6		А



# **Electrical Characteristics (continued)**

-40°C  $\leq$  T<sub>J</sub>  $\leq$  125°C, V<sub>VIN</sub> = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMA	AL SHUTDOWN		Ľ			
T <sub>SD</sub>	Thermal shutdown			165		°C
	Thermal shutdown hysteresis			20		
TIMING I	RESISTOR AND EXTERNAL CLOCK	(RT/CLK)				
V <sub>RT</sub>	RT/CLK regulated voltage	R <sub>RT</sub> = 200 kΩ	474	500	513	mV
f <sub>SW</sub>	Switching frequency	$V_{VIN} = 6 V, R_{RT} = 200 k\Omega$	447	557	648	kHz
	RT/CLK high threshold	V <sub>VIN</sub> = 6 V		1.49	1.81	V
	RT/CLK low threshold	V <sub>VIN</sub> = 6 V	0.63	1.02		V
PWM DI	MMING (PDIM)	· · · ·	i.			
I <sub>PDIM</sub>	PDIM source current	V <sub>PDIM</sub> = 0		1.04		μA
V <sub>IH</sub>	High-level input voltage			1.34	1.45	
V <sub>IL</sub>	Low-level input voltage		0.79	0.88		V

# 7.6 Timing Requirements


			MIN	NOM	MAX	UNIT
TIMING	RESISTOR AND EXTERNAL CLOCK (	RT/CLK)				
	RT/CLK falling edge to PH rising edge delay	Measured at 500 kHz with RT resistor in series, $V_{VIN}$ = 6 V		92.1		ns
	Phase loop (PLL) lock-in time	$f_{SW} = 500 \text{ kHz}$		100		μs
PWM DI	MMING (PDIM)					
t <sub>RISE</sub>	Rising propagation delay			305		~~
t <sub>FALL</sub>	Falling propagation delay			535		ns



#### TPS92512, TPS92512HV ZHCSDG5A – FEBRUARY 2015 – REVISED MARCH 2015

# 7.7 Typical Characteristics

VIN = 24V, Unless otherwise specified



版权 © 2015, Texas Instruments Incorporated


ZHCSDG5A-FEBRUARY 2015-REVISED MARCH 2015

STRUMENTS

XAS

# Typical Characteristics (接下页)

VIN = 24V, Unless otherwise specified






# 8 Detailed Description

#### 8.1 Overview

The TPS92512 is a high voltage, up to 2.5-A, step-down (buck) regulator with an integrated high-side N-channel MOSFET. To improve performance during line and load transients the device implements a constant frequency, peak-current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency of 100 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components.

### 8.2 Functional Block Diagram




### 8.3 Feature Description

#### 8.3.1 Undervoltage Lockout and Low Power Shutdown (UVLO Pin)

The TPS92512 contains an internal under-voltage lockout circuit on the VIN pin of the device. However, this internal UVLO is for device protection only and does not contain hysteresis. The UVLO pin of the device should always be used to set the minimum VIN voltage that the circuit operates at. This level should be set using the minimum input voltage expected for the application with a minimum setting of 4.5 V.

The UVLO pin has an internal pull-up current source of 1  $\mu$ A (I1) that will provide a default ON state in the event the UVLO pin is left floating (not recommended). When the UVLO pin voltage exceeds 1.22 V (V<sub>EN</sub>), an additional 2.9  $\mu$ A of hysteresis current is added (see 🛽 11). This additional current provides the input voltage hysteresis. Use  $\Delta \pm 1$  to set the external hysteresis (V<sub>HYS</sub>) for the input voltage. Use  $\Delta \pm 2$  to set the input rising start voltage, V<sub>START</sub>. When the UVLO pin is pulled low, the internal regulators are shut down, the device enters a low-power shutdown mode and the compensation capacitor on the COMP pin, C<sub>COMP</sub>, is discharged.

# Feature Description (接下页)





$$R1 = \frac{V_{HYS} \times (V_{EN} - (I1 \times R_{ESD})) - I_{HYS} \times R_{ESD} \times V_{START}}{I_{HYS} \times V_{EN}}$$
(1)  

$$R2 = \frac{R1 \times (V_{EN} - (R_{ESD} \times (I1 + I_{HYS}))))}{(V_{STOP} - V_{EN}) + (I1 + I_{HYS}) \times (R1 + R_{ESD})}$$
(2)  

$$V_{HYS} = V_{START} - V_{STOP}$$
(3)  

$$R_{ESD} = 10 \text{ k}\Omega$$
(4)

### 8.3.2 Adjustable Switching Frequency (RT/CLK Pin)

The switching frequency of the TPS92512 is adjustable over a wide range from 100 kHz to 2 MHz by placing a resistor,  $R_{RT}$ , on the RT/CLK pin. The RT/CLK pin voltage is typically 0.5 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use  $\Delta \pm 5$  or the curves in  $\mathbb{R}$  3 or  $\mathbb{R}$  4. To reduce the solution size one typically sets the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be considered. The minimum controllable on time,  $t_{ON(min)}$ , limits the maximum operating input voltage.

$R_{RT}(k\Omega) = \frac{206033}{(f_{SW})^{1.092}(kHz)}$	(5)
$f_{SW} = \left(\frac{206033}{R_{RT}(k\Omega)}\right)^{\left(\frac{1}{1.092}\right)}$	(6)

### 8.3.3 Synchronizing the Switching Frequency to an External Clock (RT/CLK Pin)

The RT/CLK pin can be used to synchronize the regulator to an external system clock by connecting a square wave to the RT/CLK pin through the circuit network as shown in 🕅 12. The square wave amplitude must transition lower than 0.63 V and higher than 1.81 V on the RT/CLK pin and have an on-time greater than 51 ns and an off-time greater than 100 ns. The synchronization frequency range is 300 kHz to 2 MHz. The rising edge of the PH is synchronized to the falling edge of RT/CLK pin signal. The internal oscillator provides default switching frequency set by connecting the resistor from the RT/CLK pin to ground should the synchronization signal turn off.



# TPS92512, TPS92512HV ZHCSDG5A – FEBRUARY 2015 – REVISED MARCH 2015

# Feature Description (接下页)

It is required to AC couple the synchronization signal through a 470 pF ceramic capacitor and a 4 k $\Omega$  series resistor to the RT/CLK pin. The series resistor reduces PH jitter in heavy load applications when synchronizing to an external clock and in applications which transition from synchronizing to RT mode. The first time the RT/CLK pin is pulled above the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5 V voltage source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. Since there is a PLL on the regulator, the switching frequency can be higher or lower than the frequency set with the external resistor. The device transitions from the resistor mode to the PLL mode and then increases or decreases the switching frequency until the PLL locks onto the CLK frequency within 100 microseconds.

When the device transitions from the PLL to resistor mode, the switching frequency slows down from the CLK frequency to 150 kHz, then reapplies the 0.5 V voltage and the resistor then sets the switching frequency. It is not recommended that a system transition from PLL mode to resistor mode repeatedly during operation. When the PLL loses the external clock input the default 150 kHz switching frequency creates long on-times, which result in higher inductor ripple currents. This can lead to inductor saturation if the system is not designed to operate at this frequency.




图 12. Frequency Synchronization

# 8.3.4 Adjustable LED Current (IADJ and ISENSE Pins)

The LED current can be set, and controlled dynamically, by using the IADJ pin of the TPS92512.  $\Delta \pm$  7 shows the relationship between the voltage applied to IADJ (V<sub>IADJ</sub>) and the regulation setpoint at the ISENSE pin.  $\Delta \pm$  8 shows how to calculate the value of the current setting resistor (R<sub>ISENSE</sub>) from the ISENSE pin to ground for the desired LED current.

$$V_{\text{ISENSE}} = \frac{V_{\text{IADJ}}}{6}$$

$$R_{\text{ISENSE}} = \frac{V_{\text{ISENSE}}}{I_{\text{LED}}}$$
(8)

The IADJ pin voltage range is 0 V to 1.8 V and is internally clamped at 1.8 V. If analog current adjustment will not be used, the IADJ pin can be connected to VIN through a resistor for a default ISENSE voltage of 300 mV. This resistor should be sized so that the current into the IADJ pin is limited to 100 µA or less at the maximum input voltage. A precision reference between 0 V and 1.8 V can also be used on IADJ to control the ISENSE voltage. If no external voltage source is available, the IADJ pin can be tied to the RT/CLK pin either directly or using a resistor divider to generate a voltage between 0 V and 500 mV. If a resistor divider is used off the RT/CLK pin to generate the IADJ voltage it will introduce a parallel resistance with the RT resistor. High value resistors are recommended in that case and the parallel combination must be used to calculate the switching frequency. The current sense voltage is most accurate with IADJ voltages between 180 mV and 1.8 V for a dimming range of 10:1. Below 180 mV the TPS92512 dims well but may have more variation between circuits. Due to internal offsets pulling IADJ to 0 V will not result in a current sense voltage of 0 V. Some small current will continue to run unless the PDIM pin is pulled low or the device is disabled using the UVLO pin. Analog dimming

版权 © 2015, Texas Instruments Incorporated



### Feature Description (接下页)

is also most accurate when the device is in continuous conduction mode (CCM). If the highest accuracy possible is desired during analog dimming, size the inductor so that 1/2 the peak-to-peak inductor ripple is less than the minimum LED current to remain in CCM. The IADJ pin should be decoupled with a 10 nF capacitor to ground. A 1 k $\Omega$  resistor should be used between the ISENSE pin and R<sub>ISENSE</sub> to protect the pin in the event R<sub>ISENSE</sub> opens or there is a transient due to one or more LEDs shorting.

#### 8.3.5 PWM Dimming (PDIM Pin)

The TPS92512 incorporates a PWM dimming input pin, which directly controls the enable/disable state of the internal gate driver. When PDIM is low, the gate driver is disabled. The PDIM pin has a 1  $\mu$ A pull-up current source, which creates a default ON state when the PDIM pin is floating. When PDIM goes low, the gate driver shuts off and the LED current quickly reduces to zero. A square wave of variable duty cycle should be used and should have a low level below 0.79 V and a high level of 1.45 V or above.

The TPS92512 uses a sample-and-hold switch on the error amplifier output. During the PDIM off-time the COMP voltage remains unchanged. Also, the error amplifier output is internally clamped low. These techniques help the system recover to its regulation duty cycle quickly. The dimming frequency range is 100 Hz to 1 kHz and the minimum duty cycle is only limited in cases where the BOOT capacitor can discharge below its under-voltage threshold of 2 V (VIN is within 2 V of the total output voltage).

#### 8.3.6 External Compensation (COMP Pin)

The TPS92512 error amplifier output is connected to the COMP pin. The TPS92512 is a simple device to stabilize and only requires a capacitor from the COMP pin to ground ( $C_{COMP}$ ). A 0.1 µF capacitor is recommended and will work well for most all applications. If an application requires faster response to input voltage transients, a capacitor as small as 0.01 µF will work for most applications if needed. The overall system bandwidth can be approximated using  $\Delta \vec{x}$  9.

$$\mathsf{BW} = \frac{\mathsf{g}_{\mathsf{M}(\mathsf{ea})}}{2\pi \times \mathsf{C}_{\mathsf{COMP}}}$$

#### 8.3.7 Overcurrent Protection

Overcurrent can be the result of a shorted sense resistor or a direct short from VOUT to GND. In either case, the voltage at the ISENSE pin is zero and this causes the COMP pin voltage to rise. When  $V_{COMP}$  reaches approximately 2.2 V, it is internally clamped and functions as a MOSFET current limit. The TPS92512 limits the MOSFET current to 6 A (typical). If the shorted condition persists, the TPS92512 junction temperature increases. If it increases above 165°C, the thermal shutdown protection is activated.

#### 8.3.8 Overtemperature Protection

The TPS92512 includes a thermal shutdown circuit to protect the device from over-temperature conditions. The device can overheat due to high ambient temperatures, high internal power dissipation, or both. In the event the die temperature reaches 165°C the device will shut down until the die temperature falls 20°C at which point it will turn back on.

(9)



#### 8.4 Device Functional Modes

#### 8.4.1 Start-Up

To reduce inrush current and to keep the regulator in control during all startup conditions the TPS92512 employs a startup mode that behaves differently than during normal operation (regulation mode). The UVLO conditions must be satisfied before the TPS92512 is allowed to switch. When the UVLO pin is held low the device enters a low-power shutdown mode, and some internal circuits are deactivated to conserve power. When UVLO returns high these circuits are enabled, which results in a delay of approximately 50 µs (typical) before switching starts. During start-up the TPS92512 operates in a minimum pulse width mode which is an open-loop control. At the start of each switching cycle the internal oscillator initiates a SET pulse. The high-side MOSFET turns on with a minimum pulse width of 140 ns (typical), independent of the COMP voltage. The device does not pulse skip. While operating in minimum pulse width mode, the LED bypass capacitor is being charged causing an in-rush current. Also, the COMP voltage begins to rise as the error amplifier output current charges the compensation capacitor. When the COMP voltage reaches approximately 0.7 V, the error amplifier is ensured to be out of saturation and to have sufficient gain to regulate the loop. The TPS92512 then transitions from minimum pulse width mode to regulation mode. During regulation mode the error amplifier is now in closed-loop control of the system. The gain of the error amplifier quickly increases the duty cycle, which causes the output voltage to increase. Once the output voltage approaches the forward voltage of the LED string, the LED current guickly begins to increase until it reaches regulation.

There is a slight delay from the time the VIN and EN UVLO conditions are satisfied until the time the error amplifier has control of the feedback loop. This delay is a result of the time it takes COMP to charge the compensation capacitor to 0.7 V. This delay can be approximated as shown in 公式 10.

$$t_{\text{DELAY}} = C_{\text{COMP}} \times \frac{0.7 \text{ V}}{28 \mu \text{A}}$$
(10)

The peak inrush current, IPEAK, can be calculated to a first order approximation using 公式 11 and the value of the output capacitor, C<sub>OUT</sub>.

$$I_{PEAK} = \frac{V_{IN} \times t_{ON(min)} \times f_{SW}}{\sqrt{\frac{L}{C_{OUT}}} + R_{ISENSE}}$$
(11)

#### 8.4.2 Minimum Pulse Width and Limitations

The TPS92512 is designed to output a minimum pulse width during each switching cycle of 140 ns (typical). The control loop cannot regulate the system to an on-time less than this amount, and it does not skip pulses. When attempting to operate below the minimum on-time the system loses regulation and the LED current increases. This puts a practical limitation on the system operating conditions, as shown in 公式 12.

$$V_{IN} = \frac{V_{OUT}}{f_{SW} \times t_{ON(min)}}$$
(12)

Where V<sub>OUT</sub> equals the forward voltage of the LED string plus the reference voltage V<sub>ISENSE</sub>.

The system can avoid this operating condition by limiting the maximum input voltage as shown in 公式 12. If the input voltage cannot be limited due to application, then the switching frequency can be lowered, or the output voltage increased. This region of operation typically occurs with high input voltages, high operating frequencies, and low output voltages.

#### 8.4.3 Maximum Duty Cycle and Bootstrap Voltage (BOOT)

The TPS92512 requires a small 0.1 µF ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET turns off, and the freewheeling rectifier diode conducts. A ceramic capacitor with an X7R or X5R dielectric and a minimum voltage rating of 10 V is recommended.

(10)



### Device Functional Modes (接下页)

The TPS92512 is designed to operate up to 100% duty cycle as long as the BOOT to PH voltage is greater than at least 2 V. If the BOOT capacitor voltage drops below 2 V, then the BOOT UVLO circuit turns off the MOSFET, which allows the BOOT capacitor to be recharged. The current required from the BOOT capacitor to keep the MOSFET on is quite low. Therefore, many switching cycles occur before the BOOT capacitor is refreshed. In this way, the effective duty cycle of the converter is quite high.

Attention must be taken in maximum duty cycle applications which experience extended time periods with little or no load current such as during PWM dimming. When the voltage across the BOOT capacitor falls below the 2 V UVLO threshold, the high-side MOSFET is turned off, but there may not be enough inductor current to pull the PH pin down to recharge the BOOT capacitor. The high-side MOSFET of the regulator stops switching because the voltage across the BOOT capacitor is less than 2 V. The output capacitor then decays until the difference between the input voltage and output voltage is greater than 2 V, at which point the BOOT UVLO threshold is exceeded, and the device starts switching again until the desired output current is reached. This operating condition persists until the input voltage and/or the load current increases. It is recommended to adjust the VIN stop voltage, V<sub>STOP</sub>, to be greater than the BOOT UVLO trigger condition at the minimum load of the application using the adjustable UVLO feature.

#### 8.4.4 Thermal Shutdown and Thermal Limitations

The TPS92512 is a high current density device in a small package. Therefore; it is not capable of providing the full 2.5 A of output current under all conditions without the die reaching the thermal shutdown temperature. To ensure the device will not get too hot the package power dissipation should be calculated and used in conjunction with the device *Thermal Information* to estimate the maximum die temperature for a given application. The total device power dissipation can be closely approximated using the following equations:

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{VIN}} \tag{13}$$

$$P_{D(sw)} = D \times R_{DS(on)} \times I_{LED}^{2}$$
(14)

$$P_{D(IQ)} = V_{IN} \times \left(400 \ \mu A + \frac{2 \ m A \times f_{SW}}{1 \ MHz}\right)$$
(15)

$$\mathsf{P}_{\mathsf{D}(\mathsf{AC})} = 0.73^{-9} \times f_{\mathsf{SW}} \times \mathsf{VIN}^2 \times \mathsf{I}_{\mathsf{LED}}$$
(16)

$$P_{\text{TOT}} = P_{D(SW)} + P_{D(IQ)} + P_{D(AC)}$$
(17)

Where each are in Watts and

- D is the maximum duty cycle (at minimum input voltage)
- V<sub>OUT</sub> is the LED stack voltage plus the reference voltage V<sub>ISENSE</sub>
- P<sub>D(SW)</sub> is the power dissipated in the MOSFET
- P<sub>D(IQ)</sub> is the power dissipated by the internal circuitry
- P<sub>D(AC</sub>) are the approximate AC losses due to the MOSFET transitions
- P<sub>TOT</sub> is the total device dissipation



### 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

This section describes power component selection not discussed in the *Feature Description* section.

#### 9.1.1 Inductor Selection

$$L = \frac{V_{OUT} \times (VIN - V_{OUT})}{I_{R} \times VIN \times f_{SW}}$$
(18)

Calculate the maximum inductor value for the particular application and choose the next lowest standard value for applications requiring low ripple current. Choose a lower value for size sensitive applications that can tolerate higher LED current ripple or use larger output capacitors. With the chosen value the user can calculate the actual inductor current ripple using  $\Delta \pm$  19.

$$I_{\text{RIPPLE}} = \frac{V_{\text{OUT}} \times (\text{VIN} - V_{\text{OUT}})}{L \times \text{VIN} \times f_{\text{SW}}}$$
(19)

The inductor RMS current and saturation current ratings must be greater than those seen in the application. This ensures that the inductor does not overheat or saturate. During power-up, transient conditions, or fault conditions, the inductor current can exceed its normal operating current. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the converter current limit. This is not always possible due to application size limitations. The peak inductor current and the RMS current equations are shown in 公式 20 and 公式 21.

$$I_{L_PEAK} = I_{LED} + \frac{I_{RIPPLE}}{2}$$

$$I_{L_RMS} = \sqrt{I_{LED}^2 + \frac{I_{RIPPLE}^2}{12}}$$
(20)
(21)

#### 9.1.2 Input Capacitor Selection

The TPS92512 requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor of at least 2  $\mu$ F of effective capacitance per 1 A of output current. Ceramic capacitance tends to decrease as the applied dc voltage increases. This depreciation must be accounted for to ensure that the minimum input capacitance is satisfied. In some applications, additional capacitance is needed to provide bulk energy storage such as high current PWM dimming applications. The input capacitor voltage rating must be greater than the maximum input voltage and have a ripple current rating greater than the maximum input current ripple of the converter. The RMS input ripple current is calculated in  $\Delta \pi$  22, where D is the duty cycle (output voltage divided by input voltage). The maximum RMS input ripple current can be calculated by using the minimum input voltage for the application.

$$I_{IN\_RMS} = I_{LED} \times \sqrt{D \times (1 - D)}$$

(22)



#### Application Information (接下页)

The input capacitance ( $C_{IN}$ ) is inversely proportional to the input ripple voltage of the converter. The peak-to-peak input ripple voltage can be calculated as shown in  $\Delta \pm 23$ . Additionally, this equation can be used to solve for the required input capacitance to keep the input ripple voltage to a defined limit.

$$\Delta VIN = \frac{I_{LED} \times D \times (1 - D)}{C_{IN} \times f_{SW}}$$

#### 9.1.3 Output Capacitor Selection

During start-up, the TPS92512 uses the discharged output capacitor as a charging path for the BOOT capacitor. In order to ensure that the BOOT capacitor charges and that the converter begins switching immediately, the value of the output capacitor should be 10 times larger than the BOOT capacitor. If the BOOT capacitor is 0.1  $\mu$ F, then the minimum output capacitor should be 1  $\mu$ F for the fastest startup time. If the output capacitor is chosen to be a smaller value or none at all, then the BOOT capacitor can charge through the LED string itself. However, this method of charging the BOOT capacitor will result in longer startup times.

The output capacitor also reduces the high-frequency ripple current through the LED string. Various guidelines disclose how much high-frequency ripple current is acceptable in the LED string. Excessive ripple current in the LED string increases the RMS current in the LED string, and therefore the LED temperature also increases. First, calculate the total dynamic resistance of the LED string ( $R_{LED}$ ) using the LED manufacturer's data sheet. Second, calculate the required impedance of the output capacitor ( $Z_{OUT}$ ) given the acceptable peak-to-peak ripple current through the LED string,  $\Delta I_{LED}$ . I<sub>RIPPLE</sub> is the peak-to-peak inductor ripple current as calculated previously in *Inductor Selection*. Third, calculate the minimum effective output capacitance required. Finally, increase the output capacitance appropriately due to the derating effect of applied dc voltage. See  $\Delta \vec{x}$  24,  $\Delta \vec{x}$  25, and  $\vec{x}$  26.

$$R_{LED} = \frac{\Delta V_F}{\Delta I_F} \times \# \text{ of LEDs}$$

$$Z_{COUT} = \frac{R_{LED} \times \Delta I_{LED}}{I_{RIPPLE} - \Delta I_{LED}}$$
(24)
(25)

$$C_{OUT} = \frac{1}{2 \times \pi \times f_{SW} \times Z_{COUT}}$$
(26)

#### 9.1.4 Rectifier Diode Selection

The rectifier diode conducts the inductor current only during the high-side MOSFET off-time. The rectifier diode must have a reverse voltage rating greater than the maximum input voltage and a current rating greater than the peak inductor current. A Schottky diode is recommended for highest efficiency and optimal performance. The package size chosen for the rectifier diode must be capable of handling the power dissipation of the diode. The diode power dissipation is equal to the average diode current times the diode forward voltage, V<sub>F</sub>. See  $\Delta \vec{x}$  27 and  $\Delta \vec{x}$  28.

$$I_{D_AVE} = I_{LED}(1-D)$$

$$P_{DIODE} = I_{D_AVE} \times V_F$$
(27)
(28)

When calculating the diode average current, the worst case duty cycle, D, for the diode should be used. D should be calculated using the maximum input voltage for the application in this case.

#### 9.1.5 Output Protection Clamp (Optional)

In the event of an output open circuit during normal operation the output voltage will rise up to the input voltage. This is a safe operating mode provided the output capacitor can sustain the voltage without damage. However, the inductor will still have energy stored at the moment of the event. This can cause significant ringing between the inductor and output capacitor that can shoot higher than VIN. To prevent this, a single Schottky diode from  $V_{OUT}$  to VIN can be used to clamp the ringing. This diode should be rated for at least 500 mA and have a voltage rating greater than or equal to the voltage rating of the rectifier diode. A zener diode across the output capacitor can also be used to clamp the output voltage to a lower level. The output will clamp at the zener voltage plus the ISENSE voltage since when the zener begins to conduct it will pull the ISENSE pin up and reduce the duty cycle.



(23)



### 9.2 Typical Application

The TPS92512 is a switching regulator designed to provide tight current regulation and high performance over a wide range of conditions. The following application is a design example for a wide input voltage range, high current regulator.




图 13. High Current, Low LED Current Ripple Buck Converter

### 9.3 Design Requirements

- VIN range of 12 V to 48 V
- UVLO set to 12 V with 0.8 V hysteresis
- 3 LED output, 9.7 V stack, V<sub>OUT</sub> = 10 V
- 1.5A LED current (at V<sub>ISENSE</sub> = 300 mV for best accuracy)
- Switching frequency of 570 kHz
- LED current ripple of 10 mA or less

9.4 Detailed Design Procedure

given design requirements.

Choose a 0.1 µF ceramic capacitor with a 10 V or greater rating for C<sub>COMP</sub> and C<sub>BOOT</sub>. Connect IADJ to VIN

9.4.1 Standard Component Selection

through a 10 MΩ resistor to clamp it at 1.8 V and provide an ISENSE voltage regulation point of 300 mV. Connect a 10 nF capacitor from IADJ to ground. Connect ISENSE to R<sub>(ISENSE)</sub> through a 1 kΩ resistor.

This section provides a detailed design procedure for selecting the component values for the application with the

## 9.4.2 Calculate UVLO Resistor Values

Using 公式 1 and 公式 2 the UVLO resistors R1 and R2 can be calculated using 公式 29, 公式 30, and the following parameters:

- $V_{\text{START}} = 12 \text{ V}$
- $V_{STOP} = 11.2 V$
- $V_{HYS} = 0.8 V$

$$R1 = \frac{0.8 \times (1.22 \text{ V} - (1 \ \mu\text{A} \times 10 \ \text{k}\Omega)) - 2.9 \ \mu\text{A} \times 10 \ \text{k}\Omega \times 12 \text{ V}}{2.9 \ \mu\text{A} \times 1.22 \text{ V}} = 175 \ \text{k}\Omega$$
(29)

Choose the closest standard 1% value of 176 kΩ for R1. This value can then be used to calculate the value of R2 as shown in 公式 30.

$$R2 = \frac{174 \text{ k}\Omega \times (1.22 \text{ V} - (10 \text{ k}\Omega \times (1 \text{ }\mu\text{A} + 2.9 \text{ }\mu\text{A}))))}{(11.2 \text{ V} - 1.22 \text{ V}) + (1 \text{ }\mu\text{A} + 2.9 \text{ }\mu\text{A}) \times (174 \text{ }k\Omega + 10 \text{ }k\Omega)} = 19.2 \text{ }k\Omega$$
(30)

Choose the closest standard 1% value of 19.3 k $\Omega$  for R2.

#### 9.4.3 Calculate the RT Resistor Value ( $R_{PT}$ )

The desired switching frequency is 570 kHz, so the value of  $R_{RT}$  can be calculated using  $\Delta \pm 5$  as shown in  $\Delta$ 式 31.

$$\mathsf{R}_{\mathsf{RT}}\left(\mathsf{k}\Omega\right) = \frac{206033}{\left(570\right)^{1.092}} = 201.6 \ \mathsf{k}\Omega \tag{31}$$

Choose the closest standard 1% value of 200 k $\Omega$  for R<sub>RT</sub>.

#### 9.4.4 Calculate the ISENSE Resistor Value (R(ISENSE))

This design uses a VISENSE voltage of 300 mV and the desired LED current (ILED) is 1.5 A. Given these values the sense resistor value can be calculated using 公式 8 as shown in 公式 32.

$$R_{\rm ISENSE} = \frac{300 \text{ mV}}{1.5 \text{ A}} = 0.2 \Omega \tag{32}$$

0.2  $\Omega$  is a standard 1% resistor value. The power dissipation is V<sub>ISENSE</sub> multiplied by I<sub>IED</sub>, in this case 0.45 W. Choose a 0.5 W or greater resistor.

#### 9.4.5 Calculate the Inductor Value and Operating Parameters (L)

For this application, low LED ripple current is important. One way to reduce LED ripple current is to reduce inductor ripple current. For this low ripple current application, the maximum inductor value (minimum 75 mA current ripple I<sub>R</sub>) will be calculated and the next lower value will be used. The maximum inductor value can be calculated using 公式 18 as shown in 公式 33.

$$L = \frac{10 \text{ V} \times (12 \text{ V} - 10 \text{ V})}{75 \text{ mA} \times 12 \text{ V} \times 570 \text{ kHz}} = 39 \text{ }\mu\text{H}$$

Choose the next lowest standard value of 33 µH. Now the actual inductor current ripple, the peak inductor current, and the RMS inductor current can be calculated using 公式 19, 公式 20, and 公式 21 as shown in 公 式 34, 公式 35, and 公式 36.

www.ti.com.cn

(33)



#### Detailed Design Procedure (接下页)

$$I_{\text{RIPPLE}} = \frac{10 \text{ V} \times (12 \text{ V} - 10 \text{ V})}{33 \text{ }\mu\text{H} \times 12 \text{ V} \times 570 \text{ }\text{KHz}} = 89 \text{ mA}$$
(34)  
$$I_{\text{L}_{\text{PEAK}}} = 1.5 \text{ A} + \frac{88 \text{ mA}}{2} = 1.544 \text{ A}$$
(35)  
$$I_{\text{L}_{\text{RMS}}} = \sqrt{1.5 \text{ A}^2 + \frac{88 \text{ mA}^2}{12}} = 1.5002 \text{ A}$$
(36)

The inductor chosen should have a saturation current rating higher than  $I_{L_{PEAK}}$  and a DC current rating higher than  $I_{L_{RMS}}$ .

#### 9.4.6 Calculate the Minimum Input Capacitance and the Required RMS Current Rating (C<sub>IN</sub>)

Given a minimum of 2  $\mu$ F of capacitance for every 1 A of LED current, a 1.5 A design would require a minimum of 3  $\mu$ F. To account for ceramic capacitor tolerances and capacitance drops due to bias voltage this capacitance should be at least doubled. Higher values will also give better overall performance. Choose a 10  $\mu$ F capacitor with a voltage rating of 50 V or greater. Using  $\Delta \pm$  13,  $\Delta \pm$  22, and  $\Delta \pm$  23 the user can calculate the RMS current rating required for the capacitor and the resulting input voltage ripple as shown in  $\Delta \pm$  38 and  $\Delta \pm$  39.

$$D = \frac{10V}{12V} = 0.83$$
(37)

$$I_{\text{IN}_{\text{RMS}}} = 1.5 \,\text{A} \times \sqrt{0.83 \times (1 - 0.83)} = 0.56 \,\text{A} \tag{38}$$

$$\Delta VIN = \frac{1.5 \text{ A} \times 0.83 \times (1 - 10.83)}{10 \ \mu\text{F} \times 570 \ \text{kHz}} = 37 \ \text{mV}$$
(39)

#### 9.4.7 Calculate the Output Capacitor Value (COUT)

The required output capacitor value to get the required LED ripple current can be calculated by first determining the dynamic resistance of the LEDs used,  $R_{LED}$ , by using the forward voltage versus forward current graph in the manufacturer's datasheet. Place a tangent line on the curve at the forward current required to get the slope and the corresponding  $\Delta V$  and  $\Delta F$ . For this design example, the  $R_{LED}$  is 0.22  $\Omega$  per LED. So the total  $R_{LED}$  is 0.22  $\Omega$  X 3, or 0.66  $\Omega$ . Then find the required output impedance,  $Z_{COUT}$ , using  $\Delta \Xi$  25 as shown in  $\Delta \Xi$  40. Using the required  $Z_{COUT}$  calculate the minimum output capacitance using  $\Delta \Xi$  26 as shown in  $\Delta \Xi$  41.

$$Z_{\text{COUT}} = \frac{0.66\Omega \times 10\text{mA}}{89\text{mA} - 10\text{mA}} = 0.0835\Omega$$
(40)  
$$C_{\text{OUT}} = \frac{1}{2 \times \pi \times 570\text{kHz} \times 0.0835\Omega} = 3.34\,\mu\text{F}$$
(41)

Choose a 4.7 µF ceramic capacitor with a X5R or X7R dielectric and 16 V or greater voltage rating.

#### 9.4.8 Calculate the Diode Power Dissipation (D)

The maximum input voltage is 48 V, so a 60 V or greater Schottky diode should be used for this application. Calculate the required current rating and power dissipation to size the diode correctly. This should be done at the maximum input voltage since that is where the diode conducts for the most time and will have the highest power dissipation. The duty cycle, D, at the maximum input voltage is 10 V/48 V, or 0.208. Using this duty cycle and 公式 27 calculate the average diode current, I<sub>D\_AVE</sub>, as shown in 公式 42. Then calculate the diode power dissipation, P<sub>DIODE</sub>, using 公式 28 as shown in 公式 43.

$$I_{D_AVE} = 1.5 \text{ A} \times (1 - 0.208) = 1.19 \text{ A}$$
 (42)


$$P_{\text{DIODE}} = 1.19 \text{ A} \times 0.7 \text{ V} = 0.833 \text{ W}$$
 (43)

The power dissipation calculation is assuming a diode forward voltage drop,  $V_F$ , of 0.7 V. If a diode with a different forward drop is chosen the calculation should be re-done. Choose a Schottky diode with a 1.5 A or greater current rating that can dissipate at least 1 W of power.

TPS92512, TPS92512HV ZHCSDG5A – FEBRUARY 2015 – REVISED MARCH 2015 TEXAS INSTRUMENTS

www.ti.com.cn

# 9.5 Application Curves



# **10** Power Supply Recommendations

Use any DC output power supply with a maximum voltage high enough for the application. The power supply should have a current limit of at least 3A.




# 11 Layout

The TPS92512 requires a proper layout for optimal performance. The following section gives some guidelines to ensure a proper layout.

# 11.1 Layout Guidelines

An example of a proper layout for the TPS92512 is shown in 🛽 17. Creating a large GND plane under the integrated circuit (IC) for good electrical and thermal performance is important.

- The GND pin of the device must connect to the GND plane directly beneath the IC.
- Thermal vias can be used to connect the topside GND plane to additional printed-circuit board (PCB) layers for heat spreading and more solid grounding.
- The input capacitors must be located as close as possible to the VIN pin and the GND plane and should be tied to a solid backside ground plane using multiple vias.
- The compensation components must be located as close as possible to the COMP and GND pins in order to minimize noise sensitivity.
- The PH trace must be kept as short as possible to reduce the possibility of radiated noise/EMI.
- The ISENSE node should be kept as short as possible and shielded from noise.
- The RT/CLK pin is sensitive and its routing must be kept as short as possible.
- In higher current applications, routing the load current of the current-sense resistor to the junction of the input capacitor and rectifier diode GND node may be necessary. The easiest way to accomplish this is to use a backside ground plane and arrays of vias to connect the top side ground connections solidly to the backside plane. This steers the high current away from the sensitive RT/CLK to GND connection.
- If possible, the current loop created when the internal MOSFET is on should be in the same direction as the current loop when the internal MOSFET is off and the schottky diode is conducting. This will prevent magnetic field reversal, reduce radiated noise, and simplify EMI filtering.



# 11.2 Layout Example

图 17. Layout Example

TPS92512, TPS92512HV ZHCSDG5A – FEBRUARY 2015–REVISED MARCH 2015

# 12 器件和文档支持

# 12.1 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买 链接。

# 表 1. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS92512	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS92512HV	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

## 12.2 商标

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.3 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

# 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



## **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS92512DGQR	Active	Production	HVSSOP (DGQ)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	92512
TPS92512DGQR.B	Active	Production	HVSSOP (DGQ)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	92512
TPS92512DGQT	Active	Production	HVSSOP (DGQ)   10	250   SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	92512
TPS92512DGQT.B	Active	Production	HVSSOP (DGQ)   10	250   SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	92512
TPS92512HVDGQR	Active	Production	HVSSOP (DGQ)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	512H
TPS92512HVDGQR.B	Active	Production	HVSSOP (DGQ)   10	2500   LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	512H
TPS92512HVDGQT	Active	Production	HVSSOP (DGQ)   10	250   SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	512H
TPS92512HVDGQT.B	Active	Production	HVSSOP (DGQ)   10	250   SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	512H

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal Device	1	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92512DGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS92512DGQT	HVSSOP	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS92512HVDGQR	HVSSOP	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS92512HVDGQT	HVSSOP	DGQ	10	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Jul-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92512DGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
TPS92512DGQT	HVSSOP	DGQ	10	250	364.0	364.0	27.0
TPS92512HVDGQR	HVSSOP	DGQ	10	2500	364.0	364.0	27.0
TPS92512HVDGQT	HVSSOP	DGQ	10	250	364.0	364.0	27.0


# DGQ 10

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **DGQ0010D**



# **PACKAGE OUTLINE**

# PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.




# **DGQ0010D**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




# DGQ0010D

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司