


# TPS84320 4.5V 至 14.5V 输入、3A 同步降压集成式电源解决方案

## 1 特性

- 完整的集成式电源解决方案可实现小尺寸和扁平设计
- 效率高达 95%
- 0.8V 至 5.5V 的宽输出电压调节范围，基准精度为 1%
- 可选分离电源轨可实现低至 1.6V 的输入电压
- 可调开关频率 (330kHz 至 780kHz)
- 与外部时钟同步
- 可调慢速启动
- 输出电压排序/跟踪
- 电源正常输出
- 可编程欠压锁定 (UVLO)
- 过流保护-断续模式
- 过热保护
- 预偏置输出启动
- 运行温度范围: -40°C 至 85°C
- 增强的热性能: 13°C/W
- 符合 EN55022 B 类辐射标准
- 要获得包括 SwitcherPro™ 在内的设计帮助请访问 <http://www.ti.com/TPS84320>

## 2 应用范围

- 宽带和通信基础设施
- 自动化测试和医疗设备
- 紧凑型 PCI/PCI 快速接口/PXI 快速接口
- DSP 和 FPGA 负载点应用
- 高密度分布式电源系统




## 3 说明

TPS84320RUQ 是一款简单易用的集成式电源解决方案，它在一个小外形尺寸的 BQFN 封装内整合了一个带有功率金属氧化物半导体场效应管 (MOSFET) 的 3A DC/DC 转换器、一个电感器以及无源元件。这个整体电源解决方案仅需 3 个外部组件，并免除了环路补偿和磁性元件选择过程。

9mm x 15mm x 2.8mm BQFN 封装能轻松焊接到印制电路板上，并且可实现效率高于 95% 的紧凑型负载点设计以及结至环境的热阻抗仅为 13°C/W 的出色功率耗散。在环境温度为 85°C 且无气流的情况下，该器件可提供 3A 的满额输出电流。

TPS84320 可提供离散式负载点设计的灵活性和功能集，是为高性能 DSP 和 FPGA 供电的理想选择。先进的封装技术可提供一个与标准 QFN 贴装和测试技术兼容的耐用且可靠的电源解决方案。



**Table 1. ORDERING INFORMATION**

For the most current package and ordering information, see the Package Option Addendum at the end of this datasheet, or see the TI website at [www.ti.com](http://www.ti.com).

## 4 Specifications

### 4.1 ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating temperature range (unless otherwise noted)		VALUE	UNIT
Input Voltage	VIN	–0.3 to 16	V
	PVIN	–0.3 to 16	V
	INH/UVLO	–0.3 to 6	V
	VADJ	–0.3 to 3	V
	PWRGD	–0.3 to 6	V
	SS/TR	–0.3 to 3	V
	STSEL	–0.3 to 3	V
	RT/CLK	–0.3 to 6	V
Output Voltage	PH	–1 to 20	V
	PH 10ns Transient	–3 to 20	V
V <sub>DIFF</sub> (GND to exposed thermal pad)		–0.2 to 0.2	V
Source Current	RT/CLK	±100	µA
	PH	Current Limit	A
Sink Current	PH	Current Limit	A
	PVIN	Current Limit	A
	PWRGD	–0.1 to 5	mA
Operating Junction Temperature		–40 to 125 <sup>(2)</sup>	°C
Storage Temperature		–65 to 150	°C
Peak Reflow Case Temperature <sup>(3)(4)</sup>		245	°C
Maximum Number of Reflows Allowed <sup>(3)(4)</sup>		3	
Mechanical Shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted	1500	G
Mechanical Vibration	Mil-STD-883D, Method 2007.2, 20-2000Hz	20	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See the temperature derating curves in the Typical Characteristics section for thermal information.
- (3) For soldering specifications, refer to the [Soldering Requirements for BQFN Packages](#) application note.
- (4) Devices with a date code prior to week 14 2018 (1814) have a peak reflow case temperature of 240°C with a maximum of one reflow.

### 4.2 THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS84320	UNIT
		RUQ47	
		47 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	13	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(3)</sup>	2.5	
ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(4)</sup>	5	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance, θ<sub>JA</sub>, applies to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper and natural convection cooling. Additional airflow reduces θ<sub>JA</sub>.
- (3) The junction-to-top characterization parameter, ψ<sub>JT</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JT</sub> \* P<sub>dis</sub> + T<sub>T</sub>; where P<sub>dis</sub> is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> \* P<sub>dis</sub> + T<sub>B</sub>; where P<sub>dis</sub> is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.

### 4.3 PACKAGE SPECIFICATIONS

TPS84320		UNIT
Weight		1.26 grams
Flammability	Meets UL 94 V-O	
MTBF Calculated reliability	Per Bellcore TR-332, 50% stress, $T_A = 40^\circ\text{C}$ , ground benign	40.1 Mhrs

### 4.4 ELECTRICAL CHARACTERISTICS

Over -40°C to 85°C free-air temperature, PVIN = VIN = 12 V, VOUT = 1.8 V, IOUT = 3A, CIN1 = 2x 22 µF ceramic, CIN2 = 68 µF poly-tantalum, COUT1 = 4x 47 µF ceramic (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IOUT	Output current	TA = 85°C, natural convection	0		3	A
VIN	Input bias voltage range	Over IOUT range	4.5		14.5	V
PVIN	Input switching voltage range	Over IOUT range	1.6 <sup>(1)</sup>		14.5	V
UVLO	VIN Undervoltage lockout	VIN = increasing		4.0	4.5	V
		VIN = decreasing	3.5	3.85		
VOUT(adj)	Output voltage adjust range	Over IOUT range	0.8		5.5	V
VOUT	Set-point voltage tolerance	TA = 25°C, IOUT = 0A			±1.0% <sup>(2)</sup>	
	Temperature variation	-40°C ≤ TA ≤ +85°C, IOUT = 0A		±0.3%		
	Line regulation	Over PVIN range, TA = 25°C, IOUT = 0A		±0.1%		
	Load regulation	Over IOUT range, TA = 25°C		±0.1%		
	Total output voltage variation	Includes set-point, line, load, and temperature variation			±1.5% <sup>(2)</sup>	
η	Efficiency	PVIN = VIN = 12 V IO = 1.5 A	VOUT = 5V, fSW = 780kHz		91.5 %	
			VOUT = 3.3V, fSW = 630kHz		89.0 %	
			VOUT = 2.5V, fSW = 480kHz		86.9 %	
			VOUT = 1.8V, fSW = 480kHz		85.2 %	
			VOUT = 1.2V, fSW = 480kHz		82.1 %	
			VOUT = 0.8V, fSW = 330kHz		78.7 %	
		PVIN = VIN = 5 V IO = 1.5 A	VOUT = 3.3V, fSW = 630kHz		93.3 %	
			VOUT = 2.5V, fSW = 480kHz		91.4 %	
			VOUT = 1.8V, fSW = 480kHz		88.8 %	
			VOUT = 1.2V, fSW = 480kHz		85.2 %	
VOUT = 0.8V, fSW = 330kHz		81.8 %				
	Output voltage ripple	20 MHz bandwidth		35		mVPP
ILIM	Overcurrent threshold			5.8		A
	Transient response	1.0 A/µs load step from 50 to 100% IOUT(max)	Recovery time		190	µs
			VOUT over/undershoot		35	mV
VINH-H	Inhibit Control	Inhibit High Voltage	1.30		Open <sup>(3)</sup>	V
VINH-L		Inhibit Low Voltage	-0.3		1.05	
	INH Input current	INH < 1.1 V		-1.15		µA
	INH Hysteresis current	INH > 1.26 V		-3.4		µA
II(stby)	Input standby current	INH pin to AGND		2	4	µA
Power Good	PWRGD Thresholds	VOUT rising	Good		94%	
			Fault		109%	
		VOUT falling	Fault		91%	
			Good		106%	
	PWRGD Low Voltage	I(PWRGD) = 2 mA			0.3	V
fSW	Switching frequency	Over VIN and IOUT ranges, RT/CLK pin OPEN	270	330	390	kHz
fCLK	Synchronization frequency	CLK Control		330	780	kHz
VCLK-H	CLK High-Level Threshold			2.0	5.5	V
VCLK-L	CLK Low-Level Threshold				0.8	V
DCLK	CLK Duty cycle			20%	80%	
	Thermal Shutdown		Thermal shutdown	160	175	
		Thermal shutdown hysteresis		10		°C

- (1) The minimum PVIN voltage is 1.6V or (VOUT+ 0.7V) , whichever is greater. VIN must be greater than 4.5V.
- (2) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external RSET resistor.
- (3) This control pin has an internal pullup. If this pin is left open circuit, the device operates when input power is applied. A small low-leakage (<300 nA) MOSFET is recommended for control. See the application section for further guidance.

**ELECTRICAL CHARACTERISTICS (continued)**


Over -40°C to 85°C free-air temperature,  $P_{VIN} = V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $I_{OUT} = 3\text{ A}$ ,  
 $C_{IN1} = 2 \times 22\text{ }\mu\text{F}$  ceramic,  $C_{IN2} = 68\text{ }\mu\text{F}$  poly-tantalum,  $C_{OUT1} = 4 \times 47\text{ }\mu\text{F}$  ceramic (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$C_{IN}$	External input capacitance	Ceramic	22 <sup>(4)</sup>			$\mu\text{F}$
		Non-ceramic	68 <sup>(4)</sup>			
$C_{OUT}$	External output capacitance	Ceramic	200 <sup>(5)</sup>		1500	$\mu\text{F}$
		Non-ceramic			5000	
		Equivalent series resistance (ESR)				35

- (4) A minimum of 68 $\mu\text{F}$  of polymer tantalum and/or ceramic external capacitance is required across the input ( $V_{IN}$  and PGND connected) for proper operation. Locate the capacitor close to the device. See [Table 7](#) for more details. When operating with split  $V_{IN}$  and  $P_{VIN}$  rails, place 4.7 $\mu\text{F}$  of ceramic capacitance directly at the  $V_{IN}$  pin to PGND.
- (5) The amount of required output capacitance varies depending on the output voltage (see [Table 5](#)). The amount of required capacitance must include ceramic capacitance. Locate the capacitance close to the device. Adding additional capacitance close to the load improves the response of the regulator to load transients. See [Table 5](#) and [Table 7](#) more details.

## 5 DEVICE INFORMATION

FUNCTIONAL BLOCK DIAGRAM




**Table 2. PIN DESCRIPTIONS**

TERMINAL		DESCRIPTION
NAME	NO.	
AGND	1	Zero VDC reference for the analog control circuitry. Connect AGND to PGND at a single point. Connect near the output capacitors. See <a href="#">Figure 43</a> for a recommended layout.
	2	
	34	
	45	
INH/UVLO	8	Inhibit and UVLO adjust pin. Use an open drain or open collector output logic to control the INH function. A resistor divider between this pin, AGND and VIN adjusts the UVLO voltage. Tie both pins together when using this control.
	9	
DNC	3	Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
	4	
	5	
	15	
	16	
	18	
	19	
	20	
	22	
	23	
	30	
PGND	31	Common ground connection for the PVIN, VIN, and VOUT power connections. See <a href="#">Figure 43</a> for a recommended layout.
	32	
	36	
	37	
PH	38	Phase switch node. These pins should be connected to a small copper island under the device for thermal relief. Do not place any external component on this pin or tie it to a pin of another function.
	10	
	11	
	12	
	13	
	14	
PWRGD	17	Power good fault pin. Asserts low if the output voltage is low. A pull-up resistor is required.
	46	
PVIN	33	Input switching voltage. This pin supplies voltage to the power switches of the converter. See <a href="#">Figure 43</a> for a recommended layout.
	39	
	40	
RT/CLK	41	This pin automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device. In CLK mode, the device synchronizes to an external clock.
	35	
SENSE+	44	Remote sense connection. Connect this pin to VOUT at the load for improved regulation. This pin must be connected to VOUT at the load, or at the module pins.
SS/TR	6	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage rise time. A voltage applied to this pin allows for tracking and sequencing control.
STSEL	7	Slow-start or track feature select. Connect this pin to AGND to enable the internal SS capacitor with a SS interval of approximately 1.1 ms. Leave this pin open to enable the TR feature.
VADJ	43	Connecting a resistor between this pin and AGND sets the output voltage.
VIN	42	Input bias voltage pin. Supplies the control circuitry of the power converter. See <a href="#">Figure 43</a> for a recommended layout.

**Table 2. PIN DESCRIPTIONS (continued)**


TERMINAL		DESCRIPTION
NAME	NO.	
VOUT	21	Output voltage. Connect output capacitors between these pins and PGND.
	24	
	25	
	26	
	27	
	28	
	29	
	47	

**RUQ PACKAGE  
47 PINS  
(TOP VIEW)**






6 TYPICAL CHARACTERISTICS (P<sub>VIN</sub> = V<sub>IN</sub> = 12 V) <sup>(1)</sup> <sup>(2)</sup>




- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 1](#), [Figure 2](#), and [Figure 3](#).
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 4](#).

## 7 TYPICAL CHARACTERISTICS (P<sub>VIN</sub> = V<sub>IN</sub> = 5 V) <sup>(1)</sup> <sup>(2)</sup>



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 6](#), [Figure 7](#), and [Figure 8](#).
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm × 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 9](#).

8 TYPICAL CHARACTERISTICS (P<sub>VIN</sub> = 12 V, V<sub>IN</sub> = 5 V) <sup>(1)</sup> <sup>(2)</sup>



- (1) The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 11](#), [Figure 12](#), and [Figure 13](#).
- (2) The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 100 mm x 100 mm double-sided PCB with 1 oz. copper. Applies to [Figure 14](#).

## 9 APPLICATION INFORMATION

### 9.1 ADJUSTING THE OUTPUT VOLTAGE

The VADJ control sets the output voltage of the TPS84320. The output voltage adjustment range is from 0.8V to 5.5V. The adjustment method requires the addition of R<sub>SET</sub>, which sets the output voltage, the connection of SENSE+ to VOUT, and in some cases R<sub>RT</sub> which sets the switching frequency. The R<sub>SET</sub> resistor must be connected directly between the VADJ (pin 43) and AGND (pin 45). The SENSE+ pin (pin 44) must be connected to VOUT either at the load for improved regulation or at VOUT of the module. The R<sub>RT</sub> resistor must be connected directly between the RT/CLK (pin 35) and AGND (pin 34).

Table 3 gives the standard external R<sub>SET</sub> resistor for a number of common bus voltages, along with the required R<sub>RT</sub> resistor for that output voltage. For other output voltages, the value of the required resistor can either be calculated using Equation 1, or selected from the values given in Table 4.

**Table 3. Standard R<sub>SET</sub> Resistor Values for Common Output Voltages**

RESISTORS	OUTPUT VOLTAGE V <sub>OUT</sub> (V)							
	0.8	1.0	1.2	1.5	1.8	2.5	3.3	5.0
R <sub>SET</sub> (kΩ)	open	5.76	2.87	1.62	1.13	0.665	0.453	0.267
R <sub>RT</sub> (kΩ)	open	open	324	324	324	324	158	105

$$R_{SET} = \frac{1.43}{\left(\left(\frac{V_{OUT}}{0.8}\right) - 1\right)} \text{ (k}\Omega\text{)} \tag{1}$$

**Table 4. Standard R<sub>SET</sub> Resistor Values**

V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>sw</sub> (kHz)	V <sub>OUT</sub> (V)	R <sub>SET</sub> (kΩ)	R <sub>RT</sub> (kΩ)	f <sub>sw</sub> (kHz)
0.8	open	open	330	3.2	0.475	191	580
0.9	11.3	open	330	3.3	0.453	158	630
1.0	5.76	open	330	3.4	0.442	158	630
1.1	3.83	open	330	3.5	0.422	158	630
1.2	2.87	324	480	3.6	0.402	158	630
1.3	2.26	324	480	3.7	0.392	158	630
1.4	1.91	324	480	3.8	0.374	137	680
1.5	1.62	324	480	3.9	0.365	137	680
1.6	1.43	324	480	4.0	0.357	137	680
1.7	1.27	324	480	4.1	0.348	137	680
1.8	1.13	324	480	4.2	0.332	118	730
1.9	1.02	324	480	4.3	0.324	118	730
2.0	0.953	324	480	4.4	0.316	118	730
2.1	0.866	324	480	4.5	0.309	118	730
2.2	0.806	324	480	4.6	0.301	118	730
2.3	0.750	324	480	4.7	0.294	118	730
2.4	0.715	324	480	4.8	0.287	105	780
2.5	0.665	324	480	4.9	0.280	105	780
2.6	0.634	237	530	5.0	0.267	105	780
2.7	0.604	237	530	5.1	0.267	105	780
2.8	0.562	237	530	5.2	0.261	105	780
2.9	0.536	237	530	5.3	0.255	105	780
3.0	0.511	191	580	5.4	0.249	105	780
3.1	0.499	191	580	5.5	0.243	105	780

## 9.2 CAPACITOR RECOMMENDATIONS FOR THE TPS84320 POWER SUPPLY

### 9.2.1 Capacitor Technologies

#### 9.2.1.1 Electrolytic, Polymer-Electrolytic Capacitors

When using electrolytic capacitors, high-quality, computer-grade electrolytic capacitors are recommended. Polymer-electrolytic type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo OS-CON capacitor series is suggested due to the lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Aluminum electrolytic capacitors provide adequate decoupling over the frequency range of 2 kHz to 150 kHz, and are suitable when ambient temperatures are above 0°C.

#### 9.2.1.2 Ceramic Capacitors

The performance of aluminum electrolytic capacitors is less effective than ceramic capacitors above 150 kHz. Multilayer ceramic capacitors have a low ESR and a resonant frequency higher than the bandwidth of the regulator. They can be used to reduce the reflected ripple current at the input as well as improve the transient response of the output.

#### 9.2.1.3 Tantalum, Polymer-Tantalum Capacitors

Polymer-tantalum type capacitors are recommended for applications where the ambient operating temperature is less than 0°C. The Sanyo POSCAP series and Kemet T530 capacitor series are recommended rather than many other tantalum types due to their lower ESR, higher rated surge, power dissipation, ripple current capability, and small package size. Tantalum capacitors that have no stated ESR or surge current rating are not recommended for power applications.

### 9.2.2 Input Capacitor

The TPS84320 requires a minimum input capacitance of 68  $\mu\text{F}$  of ceramic and/or polymer-tantalum capacitors. The ripple current rating of the capacitor must be at least 450 mArms. [Table 7](#) includes a preferred list of capacitors by vendor.

### 9.2.3 Output Capacitor

The required output capacitance is determined by the output voltage of the TPS84320. See [Table 5](#) for the amount of required capacitance. The required output capacitance must be comprised of all ceramic capacitors. When adding additional non-ceramic bulk capacitors, low-ESR devices like the ones recommended in [Table 7](#) are required. The required capacitance above the minimum is determined by actual transient deviation requirements. See [Table 6](#) for typical transient response values for several output voltage, input voltage and capacitance combinations. [Table 7](#) includes a preferred list of capacitors by vendor.

**Table 5. Required Output Capacitance**

V <sub>OUT</sub> RANGE (V)		MINIMUM REQUIRED C <sub>OUT</sub> ( $\mu\text{F}$ )
MIN	MAX	
0.8	< 1.2	6x 47 $\mu\text{F}$ ceramic
1.2	< 3.0	4x 47 $\mu\text{F}$ ceramic
3.0	< 4.0	2x 47 $\mu\text{F}$ ceramic
4.0	5.5	47 $\mu\text{F}$ ceramic

**Table 6. Output Voltage Transient Response**

$C_{IN1} = 22 \mu\text{F CERAMIC}, C_{IN2} = 68 \mu\text{F POSCAP}, \text{LOAD STEP} = 1.5 \text{ A}, 1 \text{ A}/\mu\text{s}$						
$V_{OUT}$ (V)	$PV_{IN}$ (V)	$C_{OUT1}$ Ceramic	$C_{OUT2}$ BULK	VOLTAGE DEVIATION (mV)	PEAK-PEAK (mV)	RECOVERY TIME ( $\mu\text{s}$ )
0.8	5	6x 47 $\mu\text{F}$	None	25	55	170
		6x 47 $\mu\text{F}$	330 $\mu\text{F}$	15	30	160
	12	6x 47 $\mu\text{F}$	None	20	35	180
		6x 47 $\mu\text{F}$	330 $\mu\text{F}$	15	30	170
1.0	5	6x 47 $\mu\text{F}$	None	20	40	170
		6x 47 $\mu\text{F}$	330 $\mu\text{F}$	15	30	170
	12	6x 47 $\mu\text{F}$	None	20	45	180
		6x 47 $\mu\text{F}$	330 $\mu\text{F}$	15	30	170
1.2	5	4x 47 $\mu\text{F}$	None	30	55	170
		4x 47 $\mu\text{F}$	220 $\mu\text{F}$	25	45	170
	12	4x 47 $\mu\text{F}$	None	30	55	180
		4x 47 $\mu\text{F}$	220 $\mu\text{F}$	25	50	170
1.8	5	4x 47 $\mu\text{F}$	None	35	65	180
		4x 47 $\mu\text{F}$	220 $\mu\text{F}$	30	55	180
	12	4x 47 $\mu\text{F}$	None	35	65	190
		4x 47 $\mu\text{F}$	220 $\mu\text{F}$	30	55	180
3.3	5	2x 47 $\mu\text{F}$	None	65	130	190
		2x 47 $\mu\text{F}$	100 $\mu\text{F}$	55	110	190
	12	2x 47 $\mu\text{F}$	None	65	130	200
		2x 47 $\mu\text{F}$	100 $\mu\text{F}$	60	120	200
5.0	12	1x 47 $\mu\text{F}$	None	100	200	210
		1x 47 $\mu\text{F}$	100 $\mu\text{F}$	85	170	210

**Table 7. Recommended Input/Output Capacitors<sup>(1)</sup>**

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE ( $\mu\text{F}$ )	ESR <sup>(2)</sup> (m $\Omega$ )
Murata	X5R	GRM32ER61E226K	16	22	2
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X5R	GRM32ER60J476M	6.3	47	2
Sanyo	POSCAP	16TQC68M	16	68	50
Kemet	T520	T520V107M010ASE025	10	100	25
Sanyo	POSCAP	6TPE100MI	6.3	100	25
Sanyo	POSCAP	2R5TPE220M7	2.5	220	7
Kemet	T530	T530D227M006ATE006	6.3	220	6
Kemet	T530	T530D337M006ATE010	6.3	330	10
Sanyo	POSCAP	2TPF330M6	2.0	330	6
Sanyo	POSCAP	6TPE330MFL	6.3	330	15

**(1) Capacitor Supplier Verification**

Please verify availability of capacitors identified in this table.

**RoHS, Lead-free and Material Details**

Please consult capacitor suppliers regarding material composition, RoHS status, lead-free status, and manufacturing process requirements.

**(2) Maximum ESR @ 100kHz, 25°C.**

### 9.3 Transient Response




Figure 16.  $P_{VIN} = 12\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$ , 1.5A Load Step




Figure 17.  $P_{VIN} = 5\text{ V}$ ,  $V_{OUT} = 0.8\text{ V}$ , 1.5A Load Step




Figure 18.  $P_{VIN} = 12\text{ V}$ ,  $V_{OUT} = 1.2\text{ V}$ , 1.5A Load Step






Figure 19.  $P_{VIN} = 5\text{ V}$ ,  $V_{OUT} = 1.2\text{ V}$ , 1.5A Load Step

Transient Response (continued)







## 9.4 Application Schematics



**Figure 24. Typical Schematic**  
**PVIN = VIN = 4.5 V to 14.5 V, VOUT = 1.8 V**



**Figure 25. Typical Schematic**  
**PVIN = VIN = 4.5 V to 14.5 V, VOUT = 3.3 V**

**Application Schematics (continued)**


**Figure 26. Typical Schematic**  
**PVIN = 3.3 V, VIN = 4.5 V to 14.5 V, VOUT = 1.0 V**

**9.5 VIN and PVIN Input Voltage**

The TPS84320 allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN voltage supplies the internal control circuits of the device. The PVIN voltage provides the input voltage to the power converter system.



If tied together, the input voltage for the VIN pin and the PVIN pin can range from 4.5 V to 14.5 V. If using the VIN pin separately from the PVIN pin, the VIN pin must be between 4.5 V and 14.5 V, and the PVIN pin can range from as low as 1.6 V to 14.5 V. A voltage divider connected to the INH/UVLO pin can adjust the either input voltage UVLO appropriately. See the [Programmable Undervoltage Lockout \(UVLO\)](#) section of this datasheet for more information.

**9.6 Power Good (PWRGD)**

The PWRGD pin is an open drain output. Once the voltage on the SENSE+ pin is between 94% and 106% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 kΩ and 100 kΩ to a voltage source that is 5.5 V or less. The PWRGD pin is in a defined state once VIN is greater than 1.0 V, but with reduced current sinking capability. The PWRGD pin achieves full current sinking capability once the VIN pin is above 4.5V. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 91% or greater than 109% of the nominal set voltage. Also, the PWRGD pin is pulled low if the input UVLO or thermal shutdown is asserted, the INH pin is pulled low, or the SS/TR pin is below 1.4 V.

## 9.7 Power-Up Characteristics

When configured as shown in the front page schematic, the TPS84320 produces a regulated output voltage following the application of a valid input voltage. During the power-up, internal soft-start circuitry slows the rate that the output voltage rises, thereby limiting the amount of in-rush current that can be drawn from the input source. The soft-start circuitry introduces a short time delay from the point that a valid input voltage is recognized. [Figure 27](#) shows the start-up waveforms for a TPS84320, operating from a 5-V input ( $P_{VIN}=V_{IN}$ ) and with the output voltage adjusted to 1.8 V. [Figure 28](#) shows the start-up waveforms for a TPS84320 starting up into a pre-biased output voltage. The waveforms were measured with a 2-A constant current load.



## 9.8 Pre-Biased Start-Up

The TPS84320 has been designed to prevent discharging a pre-biased output. During monotonic pre-biased startup, the TPS84320 does not allow current to sink until the SS/TR pin voltage is higher than 1.4 V.

## 9.9 Remote Sense

The SENSE+ pin must be connected to  $V_{OUT}$  at the load, or at the device pins.

Connecting the SENSE+ pin to  $V_{OUT}$  at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

### NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.


## 9.10 Output On/Off Inhibit (INH)

The INH pin provides electrical on/off control of the device. Once the INH pin voltage exceeds the threshold voltage, the device starts operation. If the INH pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.


The INH pin has an internal pull-up current source, allowing the user to float the INH pin for enabling the device. If an application requires controlling the INH pin, use an open drain/collector device, or a suitable logic gate to interface with the pin.

Figure 29 shows the typical application of the inhibit function. The Inhibit control has its own internal pull-up to VIN potential. An open-collector or open-drain device is recommended to control this input.

Turning Q1 on applies a low voltage to the inhibit control (INH) pin and disables the output of the supply, shown in Figure 30. If Q1 is turned off, the supply executes a soft-start power-up sequence, as shown in Figure 31. A regulated output voltage is produced within 10 ms. The waveforms were measured with a 2-A constant resistance load.



**Figure 29. Typical Inhibit Control**



### 9.11 Slow Start (SS/TR)

Connecting the STSEL pin to AGND and leaving SS/TR pin open enables the internal SS capacitor with a slow start interval of approximately 1.1 ms. Adding additional capacitance between the SS pin and AGND increases the slow start time. Table 8 shows an additional SS capacitor connected to the SS/TR pin and the STSEL pin connected to AGND. See Table 8 below for SS capacitor values and timing interval.






Figure 32. Slow-Start Capacitor (C<sub>SS</sub>) and STSEL Connection

Table 8. Slow-Start Capacitor Values and Slow-Start Time

C <sub>SS</sub> (pF)	open	2200	4700	10000	15000	22000	25000
SS Time (msec)	1.1	1.9	2.8	4.6	6.4	8.8	9.8

### 9.12 Overcurrent Protection


For protection against load faults, the TPS84320 incorporates output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the regulated output to shut down. Following shutdown, the output voltage periodically attempts to recover by initiating a soft-start power-up. This is described as a *hiccup* mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed, as shown in Figure 33. During this period, the average current flowing into the fault is significantly reduced. Once the fault is removed, the module automatically recovers and returns to normal operation, as shown in Figure 34.



### 9.13 Synchronization (CLK)

An internal phase locked loop (PLL) has been implemented to allow synchronization between 330 kHz and 780 kHz, and to easily switch from RT mode to CLK mode. To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle between 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2.0 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin. In applications where both RT mode and CLK mode are needed, the device can be configured as shown in .

Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor ( $R_{RT}$ ). When the external clock is present, the CLK mode overrides the RT mode. The first time the CLK pin is pulled above the RT/CLK high threshold (2.0 V), the device switches from RT mode to th CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. It is not recommended to switch from CLK mode back to RT mode because the internal switching frequency drops to 100 kHz and may shut-down due to internal protection circuits before returning to the switching frequency set by the RT resistor.



**Figure 35. CLK/RT Configuration**


The synchronization frequency must be selected based on the output voltages of the devices being synchronized. Table 9 shows the allowable frequencies for a given range of output voltages. For the most efficient solution, always synchronize to the lowest allowable frequency. For example, an application requires synchronizing three TPS84320 devices with output voltages of 1.2 V, 1.8 V and 2.5 V, all powered from  $PV_{IN} = 12\text{ V}$ . Table 9 shows that all three output voltages can be synchronized to frquencies between 480 kHz to 630 kHz. For best efficiency, choose 480 kHz as the sychronization frequency.

**Table 9. Synchronization Frequency vs Output Voltage**

SYNCHRONIZATION FREQUENCY (kHz)	$R_{RT}$ (k $\Omega$ )	$PV_{IN} = 12\text{ V}$		$PV_{IN} = 5\text{ V}$	
		$V_{OUT}$ RANGE (V)		$V_{OUT}$ RANGE (V)	
		MIN	MAX	MIN	MAX
330	OPEN	0.8	1.5	0.8	4.3
380	1000	0.8	1.7		
430	499	0.8	2.1		
480	324	0.9	2.5		
530	237	1.0	2.9		
580	191	1.1	3.2		
630	158	1.2	3.7		
680	137	1.3	4.1		
730	118	1.4	4.7		
780	105	1.5	5.5		

### 9.14 Sequencing (SS/TR)


Many of the common power supply sequencing methods can be implemented using the SS/TR, INH and PWRGD pins. The sequential method is illustrated in Figure 36 using two TPS84320 devices. The PWRGD pin of the first device is coupled to the INH pin of the second device which enables the second power supply once the primary supply reaches regulation. Figure 37 shows sequential turn-on waveforms of two TPS84320 devices.



Simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 38 to the output of the power supply that needs to be tracked or to another voltage reference source. Figure 39 shows simultaneous turn-on waveforms of two TPS84320 devices. Use Equation 2 and Equation 3 to calculate the values of R1 and R2.

$$R1 = \frac{(V_{OUT2} \times 12.6)}{0.8} \text{ (k}\Omega\text{)} \quad (2)$$

$$R2 = \frac{0.8 \times R1}{(V_{OUT2} - 0.8)} \text{ (k}\Omega\text{)} \quad (3)$$



### 9.15 Programmable Undervoltage Lockout (UVLO)

The TPS84320 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 4.5 V(max) with a typical hysteresis of 150 mV.

If an application requires either a higher UVLO threshold on the VIN pin or a higher UVLO threshold for a combined VIN and PVIN, then the UVLO pin can be configured as shown in Figure 40 or Figure 41. Table 10 lists standard values for  $R_{UVLO1}$  and  $R_{UVLO2}$  to adjust the VIN UVLO voltage up.




Table 10. Standard Resistor values for Adjusting VIN UVLO

VIN UVLO (V)	5.0	5.5	6.0	6.5	7.0	7.5	8.0	8.5	9.0	9.5	10.0
$R_{UVLO1}$ (k $\Omega$ )	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1	68.1
$R_{UVLO2}$ (k $\Omega$ )	21.5	18.7	16.9	15.4	14.0	13.0	12.1	11.3	10.5	9.76	9.31
Hysteresis (mV)	400	415	430	450	465	480	500	515	530	550	565

For a split rail application, if a secondary UVLO on PVIN is required, VIN must be  $\geq 4.5V$ . Figure 42 shows the PVIN UVLO configuration. Use Table 11 to select  $R_{UVLO1}$  and  $R_{UVLO2}$  for PVIN. If PVIN UVLO is set for less than 3.0 V, a 5.1-V zener diode should be added to clamp the voltage on the UVLO pin below 6 V.




Figure 42. Adjustable PVIN Undervoltage Lockout, (VIN  $\geq 4.5V$ )

Table 11. Standard Resistor Values for Adjusting PVIN UVLO, (VIN  $\geq 4.5V$ )

PVIN UVLO (V)	2.0	2.5	3.0	3.5	4.0	4.5	
$R_{UVLO1}$ (k $\Omega$ )	68.1	68.1	68.1	68.1	68.1	68.1	For higher PVIN UVLO voltages see Table UV for resistor values
$R_{UVLO2}$ (k $\Omega$ )	95.3	60.4	44.2	34.8	28.7	24.3	
Hysteresis (mV)	300	315	335	350	365	385	



### 9.16 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. The device reinitiates the power up sequence when the junction temperature drops below 165°C typically.

### 9.17 Layout Considerations

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 43, shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the module pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Place a dedicated AGND copper area beneath the TPS84320.
- Isolate the PH copper area from the VOUT copper area using the AGND copper area.
- Connect the AGND and PGND copper area at one point; near the output capacitors.
- Place  $R_{SET}$ ,  $R_{RT}$ , and  $C_{SS}$  as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.






Figure 43. Typical Recommended Layout

### 9.18 EMI

The TPS84320 is compliant with EN55022 Class B radiated emissions. [Figure 44](#) and [Figure 45](#) show typical examples of radiated emissions plots for the TPS84320 operating from 5V and 12V respectively. Both graphs include the plots of the antenna in the horizontal and vertical positions.



## 10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

<b>Changes from Revision A (June 2017) to Revision B</b>	<b>Page</b>
<ul style="list-style-type: none"><li>Increased the peak reflow temperature and maximum number of reflows to JEDEC specification for improved manufacturability.....</li></ul>	<a href="#">2</a>

<b>Changes from Original (September 2011) to Revision A</b>	<b>Page</b>
<ul style="list-style-type: none"><li>Added peak reflow and maximum number of reflows information .....</li></ul>	<a href="#">2</a>

## 11 器件和文档支持

### 11.1 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 11.3 商标

SwitcherPro, E2E are trademarks of Texas Instruments.

### 11.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.5 术语表


**SLYZ022** — *TI 术语表*。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。


### 12.1 Tape and Reel Information



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS84320RUQR	B1QFN	RUQ	47	500	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1
TPS84320RUQT	B1QFN	RUQ	47	250	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1

**TPS84320**

ZHCSAB8B – SEPTEMBER 2011 – REVISED APRIL 2018

[www.ti.com.cn](http://www.ti.com.cn)
**TAPE AND REEL BOX DIMENSIONS**


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS84320RUQR	B1QFN	RUQ	47	500	383.0	353.0	58.0
TPS84320RUQT	B1QFN	RUQ	47	250	383.0	353.0	58.0

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS84320RUQR</a>	Active	Production	B1QFN (RUQ)   47	500   LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQR.A	Active	Production	B1QFN (RUQ)   47	500   LARGE T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQR.B	Active	Production	B1QFN (RUQ)   47	500   LARGE T&R	-	Call TI	Call TI	-40 to 85	
<a href="#">TPS84320RUQT</a>	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQT.A	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Exempt	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQT.B	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	-	Call TI	Call TI	-40 to 85	
TPS84320RUQTG4	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Yes	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQTG4.A	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Yes	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320
TPS84320RUQTG4.B	Active	Production	B1QFN (RUQ)   47	250   SMALL T&R	Yes	NIPDAU	Level-3-245C-168 HR	-40 to 85	TPS84320

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS84320RUQR	B1QFN	RUQ	47	500	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1
TPS84320RUQT	B1QFN	RUQ	47	250	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1
TPS84320RUQTG4	B1QFN	RUQ	47	250	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS84320RUQR	B1QFN	RUQ	47	500	383.0	353.0	58.0
TPS84320RUQT	B1QFN	RUQ	47	250	383.0	353.0	58.0
TPS84320RUQTG4	B1QFN	RUQ	47	250	383.0	353.0	58.0



4226440/A 02/2021

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT

**RUQ0047A**

**B1QFN - 2.95 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


- This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

**RUQ0047A**

**B1QFN - 2.95 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.1 mm STENCIL THICKNESS

CORNER PINS 1, 15, 23 & 37:  
 60% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

EXPOSED PAD 45:  
 66% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

EXPOSED PAD 46 & 47:  
 45% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:6X

4226440/A 02/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月