








**TPS7H4010-SEP** 

ZHCSMP6A - NOVEMBER 2020 - REVISED DECEMBER 2021

# TPS7H4010-SEP 采用增强型航天塑料的耐辐射 3.5V 至 32V、6A 同步 降压转换器

# 1 特性

- 耐辐射
  - SEL、SEB 和 SEGR 对于 LET 的抗扰度高达 43MeV-cm<sup>2</sup>/mg
  - SET和SEFI的 LET 特征值高达 43MeV-cm<sup>2</sup>/mg
  - 每个晶圆批次的保障 TID 高达 20krad(Si)
  - TID 特征值高达 30krad(Si)
- 增强型航天塑料
  - 受控基线
  - Au 键合线和 NiPdAu 铅涂层
  - 采用增强型模塑化合物实现低释气
  - 制造、组装和测试一体化基地
  - 延长了产品生命周期
  - 延长了产品变更通知
  - 产品可追溯性
- 宽电压转换范围:
  - t<sub>ON-MIN</sub> = 60ns ( 典型值 )
  - t<sub>OFF-MIN</sub> = 70ns ( 典型值 )
- 低 MOSFET 导通电阻:
  - R<sub>DS ON HS</sub> = 53mΩ(典型值)
  - R<sub>DS ON LS</sub> = 31mΩ ( 典型值 )
- 可调频率范围: 350 kHz 至 2.2MHz
- 可与外部时钟同步
- 内部补偿
- 电源正常状态标志
- 通过精密使能功能对系统 UVLO 进行编程
- 固定或可调的软启动时间
- 逐周期电流限制
- 具有断续模式的短路保护
- 热关断保护



简化版原理图

### 2 应用

- 用于 FPGA、微控制器、数据转换器和 ASIC 的太 空卫星负载点电源
- 通信负载
- 命令和数据处理
- 光学成像有效载荷
- 雷达成像有效载荷
- 激光通信有效载荷
- 导航有效载荷
- 科学勘探有效载荷

# 3 说明

TPS7H4010-SEP 是一款易于使用的同步降压直流/直 流转换器,能够驱动高达 6A 的负载电流,电源电压范 围为 3.5V 至 32V。TPS7H4010-SEP 以极小的解决方 案尺寸提供优异的效率和输出精度。此器件采用峰值电 流模式控制。可调开关频率、与外部时钟同步、 FPWM 选项、电源正常状态标志、精密使能、可调节 软启动以及跟踪等其他特性可为各种应用提供灵活且简 单易用的解决方案。轻负载时的自动频率折返和可选的 外部偏置电源可在整个负载范围内提高效率。该器件需 要超少的外部元件,引脚排列设计可简化 PCB 布局, 提供出色的 EMI 和热性能。保护特性包括热关断、输 入欠压锁定、逐周期电流限制和断续短路保护。

#### 器件信息

	HH       H /C'	
器件型号 <sup>(1)</sup>	等级	封装
TPS7H4010MRNPTSEP	20krad(Si)	WQFN (30)
TPS7H4010MRNPSEP	DIAT `´	6.00mm × 4.00mm 质量 = 57.2mg <sup>(2)</sup>
TPS7H4010MKGDSEP	20krad(Si) RLAT KGD	裸片

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 质量误差在±10%以内。 (2)



# **Table of Contents**

1 特性 1	7.4 Device Functional Modes	<mark>2</mark> 6
		28
3 说明		<mark>28</mark>
4 Revision History	0 0 T ! 1 A !! 4!	28
5 Pin Configuration and Functions3		39
6 Specifications7		39
6.1 Absolute Maximum Ratings		39
6.2 ESD Ratings7		41
6.3 Recommended Operating Conditions	44 Davida and Daarimantation Crimpant	42
6.4 Thermal Information	44 4 5 ' 0 '	42
6.5 Electrical Characteristics	11 O Deleted Decompositeties	42
6.6 Timing Characteristics	D. U. ) . bb = 3×2×2 /	42
6.7 Switching Characteristics10	· · · · · · · · · · · · · · · · · · ·	
6.8 Typical Characteristics11		42
7 Detailed Description13		42
7.1 Overview13		42
7.2 Functional Block Diagram13		
7.3 Feature Description14	Information	42

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

<ul> <li>在说明部分中和整篇数据表中将封装说明从 QFN 更新为了 WQFN</li> <li>向说明部分中的"器件信息"表添加了其他可订购器件</li> <li>Added bare die information to <i>Pin Configuration and Functions</i> section</li> <li>Updated maximum limit for Junction temperature in <i>Absolute Maximum Ratings</i> table</li> <li>Added specification for Junction temperature to <i>Recommended Operating Conditions</i> table</li> <li>Updated <i>Optimize Thermal Performance</i> section</li> <li>Updated <i>Related Documentation</i> section.</li> </ul>	Cha	anges from Revision * (November 2020) to Revision A (December 2021)	Page
<ul> <li>Added bare die information to <i>Pin Configuration and Functions</i> section.</li> <li>Updated maximum limit for Junction temperature in <i>Absolute Maximum Ratings</i> table.</li> <li>Added specification for Junction temperature to <i>Recommended Operating Conditions</i> table.</li> <li>Updated <i>Optimize Thermal Performance</i> section.</li> </ul>	• ;	在 <i>说明</i> 部分中和整篇数据表中将封装说明从 QFN 更新为了 WQFN	1
<ul> <li>Updated maximum limit for Junction temperature in <i>Absolute Maximum Ratings</i> table</li> <li>Added specification for Junction temperature to <i>Recommended Operating Conditions</i> table</li> <li>Updated <i>Optimize Thermal Performance</i> section</li> </ul>	•	向说明部分中的"器件信息"表添加了其他可订购器件	1
<ul> <li>Added specification for Junction temperature to Recommended Operating Conditions table</li> <li>Updated Optimize Thermal Performance section</li> </ul>	•	Added bare die information to Pin Configuration and Functions section	3
Updated Optimize Thermal Performance section	• (	Updated maximum limit for Junction temperature in Absolute Maximum Ratings table	<mark>7</mark>
· · · · · ·	•	Added specification for Junction temperature to Recommended Operating Conditions table	<mark>7</mark>
Undated Related Documentation section	• (	Updated Optimize Thermal Performance section	40
opation relation booking continuity	• (	Updated Related Documentation section	42

# **5 Pin Configuration and Functions**




图 5-1. RNP Package 30-Pin WQFN 6 mm × 4 mm × 0.8 mm (Top View)

表 5-1. Pin Functions

PIN		uo(1)	DESCRIPTION		
NO.	NO. NAME		DESCRIPTION		
NO. NAME  1 - 5 SW P Switching output of the regulator. Internally connected to source of the HS FET and drain of the FET. Connect to power inductor and bootstrap capacitor.  6 CBOOT P Bootstrap capacitor connection for HS FET driver. Connect a high-quality 470-nF capacitor from this pin to the SW pin.  7 VCC P Output of internal bias supply. Used as supply to internal control circuits and drivers. Connect a high-quality 2.2-µF capacitor from this pin to GND. TI does not recommend loading this pin by external circuitry.  8 BIAS P Optional BIAS LDO supply input. TI recommends tying to V <sub>OUT</sub> when 3.3 V ≤ V <sub>OUT</sub> ≤ 18 V, or to an external 3.3-V or 5-V rail if available, to improve efficiency. BIAS pin voltage must not be greater than V <sub>IN</sub> . Tie to ground when not in use.  9 RT A Switching frequency setting pin. Place a resistor from this pin to ground to set the switching frequency. If floating, the default switching frequency is 500 kHz. Do not short to ground.  Soft-start control pin. Leave this pin floating for a fixed internal soft-start ramp. An external capacitor can be connected from this pin to ground to extend the soft start time. A 2-µA current sourced from this pin charges the capacitor to provide the ramp. Connect to external ramp for tracking. Do not short to ground.  11 Feedback input for output voltage regulation. Connect a resistor divider to set the output voltage Never short this pin to ground during operation.					
6	this pin to the SW pin.		Bootstrap capacitor connection for HS FET driver. Connect a high-quality 470-nF capacitor from this pin to the SW pin.		
7	VCC	Р	high-quality 2.2-µF capacitor from this pin to GND. TI does not recommend loading this pin by		
8	BIAS	Р			
9	RT	А			
10	SS/TRK	A	capacitor can be connected from this pin to ground to extend the soft start time. A 2-µA current sourced from this pin charges the capacitor to provide the ramp. Connect to external ramp for		
11	FB	I	Feedback input for output voltage regulation. Connect a resistor divider to set the output voltage. Never short this pin to ground during operation.		
		No internal connection. Connect to ground net and copper to improve heat sinking and board-level reliability.			
16	PGOOD	0	Open drain power-good flag output. Connect to suitable voltage supply through a current limiting resistor. High = $V_{OUT}$ regulation OK, Low = $V_{OUT}$ regulation fault. PGOOD = LOW when EN = low and $V_{IN} > 2$ V.		



# 表 5-1. Pin Functions (continued)

	DINI		
PIN		I/O <sup>(1)</sup>	DESCRIPTION
NO.	NAME	•	
17	SYNC/MODE	I	Synchronization input and mode setting pin. Do not float. Tie to ground if not used.  Tie to ground: auto mode, higher efficiency at light loads.  Tie to logic high: forced PWM, constant switching frequency over load.  Tie to external clock source: forced PWM, synchronize to the rising edge of the external clock.
18	EN	I	Enable input to regulator. Do not float. High = ON, Low = OFF. Can be tied to PVIN. Precision enable input allows adjustable input voltage UVLO using external resistor divider.
19	AGND	GND	Analog ground. Ground reference for internal circuitry. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.
20 - 22	PVIN	Р	Supply input to internal bias LDO and HS FET. Connect to input supply and input bypass capacitors $C_{\text{IN}}$ . $C_{\text{IN}}$ must be placed right next to this pin and PGND pins on PCB, and connected with short and wide traces.
23 - 26	PGND	GND	Power ground, connected to the source of LS FET internally. Connect to system ground, DAP/EP, AGND, ground side of $C_{\text{IN}}$ and $C_{\text{OUT}}$ on PCB. Path to $C_{\text{IN}}$ must be as short as possible.
EP	DAP	GND	Low impedance connection to AGND. Connect to system ground on PCB. Major heat dissipation path for the device. Must be used for heat sinking by soldering to ground copper on PCB. Thermal vias are preferred to improve heat dissipation to other layers.

(1) A = analog, I = input, O = output, P = power, GND = ground

# 表 5-2. Bare Die Information

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
7.52 mils	Silicon with backgrind	GND	MetDCu	574.5 nm




图 5-2. TPS7H4010-SEP Bare Die Diagram



# 表 5-3. Bond Pad Coordinates in Microns

	表 5-3. Bond Pad Coordinates in Microns							
DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX			
NC	1	105.175	4204.585	235.375	4334.785			
SW	2	105.175	3917.305	235.375	4047.505			
SW	3	105.175	3630.025	235.375	3760.225			
SW	4	105.175	3342.745	235.375	3472.945			
SW	5	105.175	3055.465	235.375	3185.665			
SW	6	105.175	2768.185	235.375	2898.385			
SW	7	76.79	2352.945	206.99	2483.145			
SW	8	76.79	2090.795	206.99	2220.995			
SW	9	76.79	1828.645	206.99	1958.845			
SW	10	76.79	1566.495	206.99	1696.695			
СВООТ	11	74.375	1214.15	204.575	1344.35			
PVCC	12	65.24	1006.81	195.44	1137.01			
VCC	13	67.025	787.99	197.225	918.19			
BIAS	14	67.025	595.56	197.225	725.76			
RT	15	67.025	385.595	197.225	515.795			
SS	16	67.025	211.435	197.225	341.635			
FB	17	334.25	64.365	464.45	194.565			
PGOOD	18	1511.79	227.185	1641.99	357.385			
SYNC	19	1511.79	465.08	1641.99	595.28			
EN	20	1511.79	673.54	1641.99	803.74			
AGND	21	1497.72	881.895	1627.92	1012.095			
AVIN	22	1497.72	1064.91	1627.92	1195.11			
PVIN	23	1428.07	1566.495	1558.27	1696.695			
PVIN	24	1428.07	1828.645	1558.27	1958.845			
PVIN	25	1428.07	2090.795	1558.27	2220.995			
PVIN	26	1428.07	2352.945	1558.27	2483.145			
PGND	27	1535.835	2768.185	1666.035	2898.385			
PGND	28	1535.835	3055.465	1666.035	3185.665			
PGND	29	1535.835	3342.745	1666.035	3472.945			
PGND	30	1535.835	3630.025	1666.035	3760.225			
PGND	31	1535.835	3917.305	1666.035	4047.505			
PGND	32	1535.835	4204.585	1666.035	4334.785			

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range of - 55°C to +125°C (unless otherwise noted)(1)

		MIN	MAX	UNIT
	PVIN to PGND	- 0.3	36	
	EN to AGND	- 0.3	PVIN + 0.3	
	FB, RT, SS/TRK to AGND	- 0.3	5	
Input voltages	PGOOD to AGND	- 0.3	20	V
	SYNC to AGND	- 0.3	5.5	
	BIAS to AGND	- 0.3	Lower of (PVIN + 0.3) or 20	
	AGND to PGND	- 0.3	0.3	
	SW to PGND	- 0.3	PVIN + 0.3	
Output voltages	SW to PGND less than 10-ns transients	- 3.5	36	V
Output voltages	CBOOT to SW	- 0.3	5	V
	VCC to AGND	- 0.3	5	
T <sub>J</sub>	Junction temperature	- 55	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±750	v

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range of - 55°C to +125°C (unless otherwise noted)

		MIN	MAX	UNIT
	PVIN to PGND	3.5	32	
	EN	0	PVIN	
	FB	0	4.5	
Input voltages	PGOOD	0	18	32 //IN 4.5 18 0.3 18 0.1 //IN V 6 A
	BIAS input not used	0	0.3	
	BIAS input used	0	Lower of (PVIN + 0.3) or 18	
	AGND to PGND	- 0.1	0.1	
Output voltage	VOUT	1	95% of PVIN	V
Output current	IOUT	0	6	Α
Junction temperature	TJ	- 55	125	°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# **6.4 Thermal Information**

		TPS7H4010-SEP	
	THERMAL METRIC(1)	RNP (WQFN)	UNIT
		30 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	29.7	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	17.7	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	9.1	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.2	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	9.0	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.0	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-55^{\circ}$ C to +125°C, unless otherwise stated. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only. Unless otherwise stated,  $V_{IN}$  = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY VOLTAG	GE (PVIN PINS)				•		
PVIN	Operating input voltage		3.5		32	V	
I <sub>SD</sub>	Shutdown quiescent current; measured at PVIN pin <sup>(1)</sup>	V <sub>EN</sub> = AGND, T <sub>J</sub> = 25°C		0.8	10	μΑ	
I <sub>Q_NONSW</sub>	Operating quiescent current from PVIN (non-switching)	$V_{EN}$ = 2 V, $V_{FB}$ = 1.5 V, $V_{BIAS}$ = 3.3 V external		0.6	12	μΑ	
ENABLE (EN PIN	1)				1		
V <sub>EN_VCC_H</sub>	Enable input high level for V <sub>CC</sub> output	V <sub>EN</sub> rising			1.15	V	
V <sub>EN_VCC_L</sub>	Enable input low level for V <sub>CC</sub> output	V <sub>EN</sub> falling	0.3			V	
V <sub>EN_VOUT_H</sub>	Enable input high level for V <sub>OUT</sub>	V <sub>EN</sub> rising	1.14	1.196	1.25	V	
V <sub>EN_VOUT_HYS</sub>	Enable input hysteresis for V <sub>OUT</sub>	V <sub>EN</sub> falling hysteresis		100		mV	
I <sub>LKG_EN</sub>	Enable input leakage current	V <sub>EN</sub> = 2 V		1.4	200	nA	
INTERNAL LDO	(VCC PIN, BIAS PIN)			,	1		
V	Internal V voltage	PWM operation		3.27		V	
V <sub>CC</sub>	Internal V <sub>CC</sub> voltage	PFM operation		3.1		V	
\ <u>/</u>	Internal V <sub>CC</sub> undervoltage	V <sub>CC</sub> rising	2.96	3.14	3.27	V	
V <sub>CC_UVLO</sub>	lockout	V <sub>CC</sub> falling hysteresis		605		mV	
V	Input shangasyar	V <sub>BIAS</sub> rising		3.09	3.25	V	
V <sub>BIAS_ON</sub>	Input changeover	V <sub>BIAS</sub> falling hysteresis		63		mV	
I <sub>BIAS_NONSW</sub>	Operating quiescent current from external V <sub>BIAS</sub> (non-switching)	V <sub>EN</sub> = 2 V, V <sub>FB</sub> = 1.5 V, V <sub>BIAS</sub> = 3.3 V external		21	50	μA	
VOLTAGE REFE	RENCE (FB PIN)						
V <sub>FB</sub>	Feedback voltage	PWM mode	0.987	1.006	1.017	V	
I <sub>LKG_FB</sub>	Input leakage current at FB pin	V <sub>FB</sub> = 1 V		0.2	60	nA	
		I .					

Submit Document Feedback

# **6.5 Electrical Characteristics (continued)**

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-55^{\circ}$ C to +125°C, unless otherwise stated. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_J$  = 25°C, and are provided for reference purposes only. Unless otherwise stated,  $V_{IN}$  = 12 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
HIGH SIDE DRIV	ER (CBOOT PIN)		<u>'</u>		<u>'</u>	
V <sub>CBOOT_UVLO</sub>	CBOOT - SW undervoltage lockout		1.6	2.2	2.7	V
CURRENT LIMIT	S AND HICCUP				l	
I <sub>HS_LIMIT</sub>	Short-circuit, high-side current limit <sup>(2)</sup>		7.4	8.7	9.85	Α
I <sub>LS_LIMIT</sub>	Low-side current limit <sup>(2)</sup>		5.8	6.6	7.25	Α
I <sub>NEG_LIMIT</sub>	Negative current limit			- 5		Α
V <sub>HICCUP</sub>	Hiccup threshold on FB pin		0.36	0.4	0.44	V
I <sub>L_ZC</sub>	Zero cross-current limit			- 0.05		Α
SOFT START (S	S/TRK PIN)		1			
I <sub>SSC</sub>	Soft-start charge current		1.8	2	2.2	μΑ
R <sub>SSD</sub>	Soft-start discharge resistance	UVLO, TSD, OCP, or EN = AGND		1		kΩ
POWER GOOD (	PGOOD PIN) and OVERVOLTAGE	PROTECTION			<u> </u>	
V <sub>PGOOD_OV</sub>	Power-good overvoltage threshold	% of FB voltage	106%	110%	113%	
V <sub>PGOOD_UV</sub>	Power-good undervoltage threshold	% of FB voltage	86%	90%	93%	
V <sub>PGOOD_HYS</sub>	Power-good hysteresis	% of FB voltage		1.2%		
V <sub>PGOOD_VALID</sub>	Minimum input voltage for proper PGOOD function	50-μA pullup to PGOOD pin, V <sub>EN</sub> = AGND, T <sub>J</sub> = 25℃		1.3	2	V
Б	D d.ON	V <sub>EN</sub> = 2.5 V		40	100	
R <sub>PGOOD</sub>	Power-good ON-resistance	V <sub>EN</sub> = AGND		30		Ω
MOSFETS			•			
R <sub>DS_ON_HS</sub> (3)	High-side MOSFET ON- resistance	I <sub>OUT</sub> = 1 A, V <sub>BIAS</sub> = V <sub>OUT</sub> = 3.3 V		53	90	mΩ
R <sub>DS_ON_LS</sub> (3)	Low-side MOSFET ON- resistance	I <sub>OUT</sub> = 1 A, V <sub>BIAS</sub> = V <sub>OUT</sub> = 3.3 V		31	55	mΩ
THERMAL SHUT	rdown .	1	I		<u> </u>	
T (4)	Thermal shutdown threshold	Shutdown threshold		160		°C
T <sub>SD</sub> <sup>(4)</sup>	Recovery threshold			135		°C

<sup>(1)</sup> Shutdown current includes leakage current of the switching transistors.

<sup>(2)</sup> This current limit was measured as the internal comparator trip point. Due to inherent delays in the current limit comparator and drivers, the peak current limit measured in closed loop with faster slew rate will be larger, and valley current limit will be lower.

<sup>(3)</sup> Measured at pins.

<sup>(4)</sup> Ensured by design.



# **6.6 Timing Characteristics**

F	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT	
CURRENT LIMITS AND HICCUP							
N <sub>OC</sub> <sup>(1)</sup>	Number of switching cycles before hiccup is tripped			128		cycles	
toc	Overcurrent hiccup retry delay time			46		ms	
SOFT START (SS/T	SOFT START (SS/TRK PIN)						
t <sub>SS</sub>	Internal soft-start time	CSS = OPEN, from EN rising edge to PGOOD rising edge	3.5	6.3		ms	
POWER GOOD (PGOOD PIN) and OVERVOLTAGE PROTECTION							
t <sub>PGOOD_RISE</sub>	PGOOD rising edge deglitch delay		80	140	200	μs	
t <sub>PGOOD_FALL</sub>	PGOOD falling edge deglitch delay		80	140	200	μs	

<sup>(1)</sup> Ensured by design.


# **6.7 Switching Characteristics**

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
PWM LIMITS (SW PINS)							
t <sub>ON-MIN</sub>	Minimum switch on-time			60	82	ns	
t <sub>OFF-MIN</sub>	Minimum switch off-time			70	120	ns	
t <sub>ON-MAX</sub>	Maximum switch on-time	HS timeout in dropout	3	6	9	μs	
OSCILLATOR (R	T and SYNC PINS)						
f <sub>OSC</sub>	Internal oscillator frequency	RT = Open	440	500	560	kHz	
f <sub>ADJ</sub>	Minimum adjustable frqeuency by RT or SYNC	RT = 115 k Ω , 0.1%	315	350	385	kHz	
	Maximum adjustable frqeuency by RT or SYNC	RT = 17.4 k Ω , 0.1%	1980	2200	2420	KIIZ	
V <sub>SYNC_HIGH</sub>	Sync input high-level threshold				2	V	
V <sub>SYNC_LOW</sub>	Sync input low-level threshold		0.4			V	
V <sub>MODE_HIGH</sub>	Mode input high-level threshold for FPWM			0.42		٧	
V <sub>MODE_LOW</sub>	Mode input low-level threshold for AUTO mode			0.4		٧	
t <sub>SYNC_MIN</sub>	Sync input minimum ON and OFF time			80		ns	

Submit Document Feedback

# **6.8 Typical Characteristics**


Unless otherwise specified,  $V_{IN}$  = 12 V. Curves represent most likely parametric norm at specified condition.





# **6.8 Typical Characteristics (continued)**

Unless otherwise specified,  $V_{IN}$  = 12 V. Curves represent most likely parametric norm at specified condition.



# 7 Detailed Description

### 7.1 Overview

The TPS7H4010-SEP is an easy-to-use synchronous step-down DC/DC converter that operates from a 3.5-V to 32-V supply voltage. It is capable of delivering up to 6 A of DC load current with exceptional efficiency and thermal performance in a very small solution size.


The TPS7H4010-SEP employs fixed-frequency peak current-mode control with configurable auto or FPWM operation mode. Auto mode provides very high efficiency at light loads, and FPWM mode maintains constant switching frequency over entire load range.

The device is internally compensated, which reduces design time and the number of external components. The switching frequency is programmable from 350 kHz to 2.2 MHz by an external resistor. The TPS7H4010-SEP can also synchronize to an external clock within the same frequency range. The wide switching frequency range allows the device to be optimized for a wide range of system requirements. It can be optimized for small solution size with higher frequency; or for high efficiency with lower switching frequency. The TPS7H4010-SEP has very low quiescent current, which is critical for battery operated systems. It allows for a wide range of voltage conversion ratios due to very small minimum on-time ( $t_{\text{ON-MIN}}$ ) and minimum off-time ( $t_{\text{OFF-MIN}}$ ). Automated frequency foldback is employed at very high or low duty cycles to further extend the operating range.

The TPS7H4010-SEP also features a power-good (PGOOD) flag, precision enable, internal or adjustable soft start, pre-biased start-up, and output voltage tracking. Protection features include thermal shutdown, undervoltage lockout (UVLO), cycle-by-cycle current limiting, and short-circuit hiccup protection. It provides flexible and easy-to-use solutions for a wide range of applications.

The device requires very few external components and has a pin out designed for simple, optimum PCB layout for enhanced EMI and thermal performance. The TPS7H4010-SEP device is available in a 30-pin WQFN leadless package.

# 7.2 Functional Block Diagram



# 7.3 Feature Description

#### 7.3.1 Synchronous Step-Down Regulator

The TPS7H4010-SEP is a synchronous buck converter with both power MOSFETs integrated in the device. 7-1 shows a simplified schematic for synchronous and non-synchronous buck converters. The synchronous buck integrates both high-side (HS) and low-side (LS) power MOSFETs. The non-synchronous buck integrates HS MOSFET and works with a discrete power diode as LS rectifier.




图 7-1. Simplified Synchronous vs Non-synchronous Buck Converters

A synchronous converter with integrated HS and LS MOSFETs offers benefits such as less design effort, lower external components count, reduced total solution size, higher efficiency at heavier load, easier PCB design, and more control flexibility.

The main advantage of a synchronous converter is that the voltage drop across the LS MOSFET is lower than the voltage drop across the power diode of a non-synchronous converter. Lower voltage drop translates into less power dissipation and higher efficiency. The TPS7H4010-SEP integrates HS and LS MOSFETs with very low on-time resistance to improve efficiency. It is especially beneficial when the output voltage is low. Because the LS MOSFET is integrated into the device, at light loads a synchronous converter has the flexibility to operate in either discontinuous or continuous conduction mode.

An integrated LS MOSFET also allows the controller to obtain inductor current information when the LS switch is on. It allows the control loop to make more complex decisions based on HS and LS currents. It allows the TPS7H4010-SEP to have peak and valley cycle-by-cycle current limiting for more robust protection.

#### 7.3.2 Auto Mode and FPWM Mode

The TPS7H4010-SEP has pin configurable auto mode or FPWM options.

In auto mode, the device operates in diode emulation mode (DEM) at light loads. In DEM, inductor current stops flowing when it reaches 0 A. This is also referred to as discontinuous conduction mode (DCM). This is the same behavior as the non-synchronous regulator, with higher efficiency. At heavier load, when the inductor current valley is above 0 A, the device operates in continuous conduction mode (CCM), where the switching frequency is fixed and set by RT pin.

In auto mode, the peak inductor current has a minimum limit, I<sub>PEAK\_MIN</sub>, in the TPS7H4010-SEP. When peak current reaches I<sub>PEAK\_MIN</sub>, the switching frequency reduces to regulate the required load current. Switching frequency lowers when load reduces. This is when the device operates in pulse frequency modulation (PFM). PFM further improves efficiency by reducing switching losses. Light load efficiency is especially important for battery operated systems.

In forced PWM (FPWM) mode, the device operates in CCM regardless of load with the frequency set by RT pin or synchronization input. Inductor current can go negative at light loads. At light loads, the efficiency is lower than auto mode, due to higher conduction losses and switching losses. In FPWM, the device has fixed switching frequency over the entire load range, which is beneficial to noise sensitive applications.

▼ 7-2 shows the inductor current waveforms in each mode with heavy load, light load, and very light load. The difference between the two modes is at lighter loads where inductor current valley reaches zero.




图 7-2. Inductor Current Waveforms at Auto Mode and FPWM Mode With Different Loads

In CCM, the inductor current peak-to-peak ripple can be estimated by 方程式 1:

$$I_{Lripple} = \frac{(V_{IN} - V_{OUT})}{f_{SW} \times L} \times \frac{V_{OUT}}{V_{IN}}$$
(1)

The average or DC value of the inductor current equals the load current, or output current  $I_{OUT}$ , in steady state. Peak inductor current can be calculated by 方程式 2:

$$I_{PEAK} = I_{OUT} + I_{Lripple} / 2$$
 (2)

Valley inductor current can be calculated by 方程式 3:

$$I_{VALLEY} = I_{OUT} - I_{Lripple} / 2$$
 (3)

In auto mode, the CCM to DCM boundary condition is when  $I_{VALLEY} = 0$  A. When  $I_{Lripple} \geqslant I_{PEAK\_MIN}$ , the load current at the DCM boundary condition can be found by 方程式 4. When the peak-to-peak ripple current is smaller than  $I_{Lripple} \geqslant I_{PEAK\_MIN}$ , the PFM boundary will be reached first.

$$I_{OUT\ DCM} = I_{Lripple} / 2$$
 (4)

when

I<sub>Lripple</sub> ≥ I<sub>PEAK MIN</sub>

In auto mode, the PFM operation boundary condition is when  $I_{PEAK} = I_{PEAK\_MIN}$ . Frequency foldback occurs when peak current drops to  $I_{PEAK\_MIN}$ , no matter whether in CCM or DCM operation. When current ripple is small,  $I_{Lripple} < I_{PEAK\_MIN}$ , the peak current reaches  $I_{PEAK\_MIN}$  when still in CCM. The output current at CCM PFM boundary can be found by 方程式 5:

$$I_{OUT\ CCM\ PFM} = I_{PEAK\ MIN} - I_{Lripple} / 2$$
 (5)

when

I<sub>Lripple</sub> < I<sub>PEAK MIN</sub>

The current ripple increases with reduced frequency if load reduces. When valley current reaches zero, the frequency continues to fold back with constant peak current and discontinuous current.

In FPWM mode, there is no I<sub>PEAK-MIN</sub> limit. The peak current is defined by 方程式 2 at light loads and heavy loads.

Mode setting only affects operation at light loads. There is no difference if load current is above the DCM and PFM boundary conditions discussed above.

See Frequency Synchronization and Mode Setting section for mode setting options in TPS7H4010-SEP.

#### 7.3.3 Fixed-Frequency Peak Current-Mode Control

The TPS7H4010-SEP synchronous switched mode voltage regulator employs fixed frequency peak current mode control with advanced features. The fixed switching frequency is controlled by an internal clock. To get accurate DC load regulation, a voltage feedback loop is implemented to generate peak current command. The HS switch is turned on at the rising edge of the clock. As shown in  $\boxed{8}$  7-3, during the HS switch on-time  $t_{ON}$ , the SW pin voltage  $V_{SW}$  swings up to approximately  $V_{IN}$ , and the inductor current  $I_L$  increases with a linear slope. The HS switch is turned off when the inductor current reaches the peak current command. During the HS switch off-time  $t_{OFF}$ , the LS switch is turned on. Inductor current discharges through the LS switch, which forces the  $V_{SW}$  to swing below ground by the voltage drop across the LS switch. The LS switch is turned off at the next clock cycle, before the HS switch is turned on. The regulation loop adjusts the peak current command to maintain a constant output voltage.




图 7-3. SW Voltage and Inductor Current Waveforms in CCM

Duty cycle D is defined by the on-time of the HS switch over the switching period:

$$D = t_{ON} / T_{SW}$$
 (6)

where

T<sub>SW</sub> = 1 / f<sub>SW</sub> is the switching period

In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inverse proportional to the input voltage:  $D = V_{OUT} / V_{IN}$ .

When the TPS7H4010-SEP is set to operate in auto mode, the LS switch is turned off when its current reaches zero ampere before the next clock cycle comes. Both HS switch and LS switch are off before the HS switch is turned on at the next clock cycle.

# 7.3.4 Adjustable Output Voltage

The voltage regulation loop in the TPS7H4010-SEP regulates the FB pin voltage to be the same as the internal reference voltage. The output voltage of the TPS7H4010-SEP is set by a resistor divider to program the ratio from  $V_{OUT}$  to  $V_{FB}$ . The resistor divider is connected from the output to ground with the mid-point connecting to the FB pin.




图 7-4. Output Voltage Setting by Resistor Divider

The internal voltage reference and feedback loop produce precise voltage regulation over temperature. The recommends using divider resistors with 1% tolerance or better, and with temperature coefficient of 100 ppm or lower. Typically,  $R_{FBT}$  = 10 k $\Omega$  to 100 k $\Omega$  is recommended. Larger  $R_{FBT}$  and  $R_{FBB}$  values reduce the quiescent current going through the divider, which help maintain high efficiency at very light load. But larger divider values also make the feedback path more susceptible to noise. If efficiency at very light load is critical in a certain application,  $R_{FBT}$  up to 1 M $\Omega$  can be used.

R<sub>FBB</sub> can be calculated by 方程式 7:

$$R_{FBB} = \frac{V_{FB}}{V_{OUT} - V_{FB}} R_{FBT} \tag{7}$$

The minimum programmable  $V_{OUT}$  equals  $V_{FB}$ , with  $R_{FBB}$  open. The maximum  $V_{OUT}$  is limited by the maximum duty cycle at a given frequency:

$$D_{MAX} = 1 - (t_{OFF-MIN} / T_{SW})$$
 (8)

where

- t<sub>OFF-MIN</sub> is the minimum off time of the HS switch
- T<sub>SW</sub> = 1 / f<sub>SW</sub> is the switching period

Ideally, without frequency foldback,  $V_{OUT\ MAX} = V_{IN\ MIN} \times D_{MAX}$ .

Power losses in the circuit reduces the maximum output voltage. The TPS7H4010-SEP folds back switching frequency under  $t_{OFF\_MIN}$  condition to further extend  $V_{OUT\_MAX}$ . The device maintains output regulation with lower input voltage. The minimum fold-back frequency is limited by the maximum HS on-time,  $t_{ON\_MAX}$ . Maximum output voltage with frequency foldback can be estimated by:

$$V_{OUT\_MAX} = V_{IN\_MIN} \times \frac{t_{ON-MAX}}{t_{ON-MAX} + t_{OFF-MIN}} - I_{OUT} \times (R_{DS\_ON\_HS} + DCR)$$
(9)

The voltage drops on the HS MOSFET and inductor DCR have been taken into account in 方程式 9. The switching losses were not included.

If the resistor divider is not connected properly, the output voltage cannot be regulated because the feedback loop cannot obtain correct output voltage information. If the FB pin is shorted to ground or disconnected, the output voltage is driven close to  $V_{\text{IN}}$ . The load connected to the output could be damaged under this condition. Do not short FB to ground or leave it open circuit during operation.

The FB pin is a noise sensitive node. It is important to place the resistor divider as close as possible to the FB pin, and route the feedback node with a short and thin trace. The trace connecting  $V_{OUT}$  to  $R_{FBT}$  can be long, but it must be routed away from the noisy area of the PCB. For more layout recommendations, see *Layout* section.

#### 7.3.5 Enable and UVLO

The TPS7H4010-SEP regulates output voltage when the VCC voltage is higher than the undervoltage lock out (UVLO) level,  $V_{CC\ UVLO}$ , and the EN voltage is higher than  $V_{EN\ VOUT\_H}$ .

The internal LDO output voltage VCC is turned on when the EN voltage is higher than  $V_{EN\_VCC\_H}$ . The precision enable circuitry is also turned on when VCC is above UVLO. Normal operation of the TPS7H4010-SEP with regulated output voltage is enabled when the EN voltage is greater than  $V_{EN\_VOUT\_H}$ . When the EN voltage is less than  $V_{EN\_VCC\_L}$ , the device is in shutdown mode. The internal dividers make sure  $V_{EN\_VOUT\_H}$  is always higher than  $V_{EN\_VCC\_H}$ .

The EN pin cannot be left floating. The simplest way to enable the operation of the TPS7H4010-SEP is to connect the EN pin to PVIN, which allows self-start-up of the TPS7H4010-SEP when  $V_{\text{IN}}$  rises. Use of a pullup resistor between PVIN and EN pins helps reduce noise coupling from PVIN pin to the EN pin.

Many applications benefit from employing an enable divider to establish a customized system UVLO. This can be used either for sequencing, system timing requirement, or to reduce the occurrence of deep discharge of a battery power source. 

7-5 shows how to use a resistor divider to set a system UVLO level. An external logic output can also be used to drive the EN pin for system sequencing.




图 7-5. System UVLO

With a selected R<sub>ENT</sub>, the R<sub>ENB</sub> can be calculated by 方程式 10:

$$R_{ENB} = \frac{V_{EN\_VOUT\_H}}{V_{IN\_ON\_H} - V_{EN\_VOUT\_H}} R_{ENT}$$
(10)

where

 $\bullet$  V<sub>IN ON H</sub> is the desired supply voltage threshold to turn on this device

Note that the divider adds to supply quiescent current by  $V_{IN}$  / ( $R_{ENT}$  +  $R_{ENB}$ ). Small  $R_{ENT}$  and  $R_{ENB}$  values add more quiescent current loss. However, large divider values make the node more sensitive to noise.  $R_{ENT}$  in the hundreds of k  $\Omega$  range is a good starting point.

# 7.3.6 Internal LDO, V<sub>CC UVLO</sub>, and BIAS Input

The TPS7H4010-SEP integrates an internal LDO, generating VCC voltage for control circuitry and MOSFET drivers. The VCC pin must have a 1-µF to 4.7-µF bypass capacitor placed as close as possible to the pin and properly grounded. Do not load the VCC pin or short it to ground during operation. Shorting VCC pin to ground during operation may damage the device.

The UVLO on VCC voltage,  $V_{CC\_UVLO}$ , turns off the regulation when VCC voltage is too low. It prevents the TPS7H4010-SEP from operating until the VCC voltage is enough for the internal circuitry. Hysteresis on  $V_{CC\_UVLO}$  prevents the part from turning off during power up if  $V_{IN}$  droops due to input current demands. The LDO generates VCC voltage from one of the two inputs: the supply voltage  $V_{IN}$ , or the BIAS input. When BIAS is tied to ground, the LDO input is  $V_{IN}$ . When BIAS is tied to a voltage higher than 3.3 V, the LDO input is  $V_{BIAS}$ . BIAS voltage must be lower than both  $V_{IN}$  and 18 V.


The BIAS input is designed to reduce the LDO power loss. The LDO power loss is:


$$P_{LOSS LDO} = I_{LDO} \times (V_{IN LDO} - V_{OUT LDO})$$
 (11)

The higher the difference between the input and output voltages of the LDO, the more loss occurs to supply the same LDO output current. The BIAS input provides an option to supply the LDO with a lower voltage than  $V_{IN}$ , to reduce the difference of the input and output voltages of the LDO and reduce power loss. For example, if the LDO current is 10 mA at a certain frequency with  $V_{IN}$  = 24 V and  $V_{OUT}$  = 5 V. The LDO loss with BIAS tied to ground is equal to 10 mA × (24 V  $^-$  3.27 V) = 207.3 mW, while the loss with BIAS tied to  $V_{OUT}$  is equal to 10 mA × (5  $^-$  3.27) = 17.3 mW.

The efficiency improvement is more significant at light and mid loads because the LDO loss is a higher percentage in the total loss. The improvements is more significant with higher switching frequency because the LDO current is higher at higher switching frequency. The improvement is more significant when  $V_{\text{IN}} \gg V_{\text{OUT}}$  because the voltage difference is higher.

 $\boxtimes$  7-6 and  $\boxtimes$  7-7 show efficiency improvement with bias tied to  $V_{OUT}$  in a  $V_{OUT}$  = 5 V and  $f_{SW}$  = 2200 kHz application, in auto mode and FPWM mode, respectively.





TI recommends tying the BIAS pin to  $V_{OUT}$  when  $V_{OUT}$  is equal to or greater than 3.3 V and no greater than 18 V. Tie the BIAS pin to ground when not in use. A ceramic capacitor, CBIAS, can be used from the BIAS pin to ground for bypassing. If V<sub>OUT</sub> has high frequency noise or spikes during transients or fault conditions, a resistor (1 to 10 Ω) connected between V<sub>OUT</sub> to BIAS can be used together with C<sub>BIAS</sub> for filtering.

The VCC voltage is typically 3.27 V. When the TPS7H4010-SEP is operating in PFM mode with frequency foldback, VCC voltage is reduced to 3.1 V (typical) to further decrease the quiescent current and improve efficiency at very light loads. <a>S</a> 7-8 shows an example of VCC voltage change with mode change.




图 7-8. VCC Voltage vs Load Current

VCC voltage has an internal UVLO threshold, V<sub>CC UVLO</sub>. When VCC voltage is higher than V<sub>CC UVLO</sub> rising threshold, the device is active and in normal operation if V<sub>EN</sub> > V<sub>EN VOUT H</sub>. If VCC voltage droops below V<sub>CC UVLO</sub> falling threshold, the V<sub>OUT</sub> is shut down.

#### 7.3.7 Soft Start and Voltage Tracking

The TPS7H4010-SEP features controlled output voltage ramp during start-up. The soft-start feature reduces inrush current during start-up and improves system performance and reliability.

If the SS/TRK pin is floating, the TPS7H4010-SEP starts up following the fixed internal soft-start ramp.

If longer soft-start time is desired, an external capacitor can be added from SS/TRK pin to ground. There is a 2- $\mu$ A (typical) internal current source, I<sub>SSC</sub>, to charge the external capacitor. For a desired soft-start time t<sub>SS</sub>, capacitance of C<sub>SS</sub> can be found by 方程式 12.

$$C_{SS} = I_{SSC} \times t_{SS} \tag{12}$$

#### where

- C<sub>SS</sub> = soft-start capacitor value (F)
- I<sub>SSC</sub> = soft-start charging current (A)
- t<sub>SS</sub> = desired soft-start time (s)

The FB voltage always follows the lower potential of the internal voltage ramp or the voltage on the SS/TRK pin. Thus, the soft-start time can only be extended longer than the internal soft-start time by connecting  $C_{SS}$ . Use  $C_{SS}$  to extend soft-start time when there are a large amount of output capacitors, or the output voltage is high, or the output is heavily loaded during start-up.

TPS7H4010-SEP is operating in diode emulation mode during start-up regardless of mode setting. The device is capable of starting up into pre-biased output conditions. During start-up, the device sets the minimum inductor current to zero to avoid back charging the input capacitors.

TPS7H4010-SEP can track an external voltage ramp applied to the SS/TRK pin, if the ramp is slower than the internal soft-start ramp. The external ramp final voltage after start-up must be greater than 1.5 V to avoid noise interfering with the reference voltage. 

▼ 7-9 shows how to use resistor divider to set V<sub>OUT</sub> to follow an external ramp.




图 7-9. Soft Start Tracking External Ramp




图 7-10. Tracking With Longer Start-up Time Than the Internal Ramp




图 7-11. Tracking With Shorter Start-up Time Than the Internal Ramp

The SS/TRK pin is discharged to ground by an internal pulldown resistor  $R_{SSD}$  when the output voltage is shutting down, such as in the event of UVLO, thermal shutdown, hiccup, or  $V_{EN}$  = 0. If a large  $C_{SS}$  is used, and the time when  $V_{EN}$  = 0 V is very short, the  $C_{SS}$  may not be fully discharged before the next soft start. Under this condition, the FB voltage follows the internal ramp slew rate until the voltage on  $C_{SS}$  is reached, then follow the slew rate defined by  $C_{SS}$ .

# 7.3.8 Adjustable Switching Frequency

$$R_{T}(k\Omega) = \frac{1}{f_{SW}(kHz) \times 2.675 \times 10^{-5} - 0.0007}$$

$$\begin{array}{c} 120 \\ 110 \\ 90 \\ 80 \\ \hline \\ 70 \\ 40 \\ \hline \\ 200 & 400 & 600 & 800 & 1000 & 1200 & 1400 & 1600 & 1800 & 2000 & 2200 \\ \hline \\ Frequency (kHz) \\ \end{array}$$

图 7-12. R<sub>T</sub> Resistance vs Switching Frequency

表 7-1. Typical Frequency Setting Resistance

SWITCHING FREQUENCY f <sub>SW</sub> (kHz)	R <sub>T</sub> RESISTANCE (kΩ)
350	115
400	100
500	78.7 (or open)
750	52.3
1000	39.2
1500	26.1
2000	19.1
2200	17.4

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

The choice of switching frequency is usually a compromise between conversion efficiency and the size of the solution. Lower switching frequency has lower switching losses (including gate charge losses, switch transition losses, etc.) and usually results in higher overall efficiency. However, higher switching frequency allows the use of smaller power inductor and output capacitors, hence a more compact design. Lower inductance also helps transient response (higher large signal slew rate of inductor current), and has lower DCR. The optimal switching frequency is usually a trade-off in a given application and thus needs to be determined on a case-by-case basis. Factors that need to be taken into account include input voltage range, output voltage, most frequent load current level or levels, external component choices, solution size/cost requirements, efficiency, and thermal management requirements.

The choice of switching frequency may also be limited whether an operating condition triggers  $t_{ON-MIN}$  or  $t_{OFF-MIN}$ . Minimum on-time,  $t_{ON-MIN}$ , is the smallest time that the HS switch can be on. Minimum off-time,  $t_{OFF-MIN}$ , is the smallest duration that the HS switch can be off.

In CCM operation,  $t_{\text{ON-MIN}}$  and  $t_{\text{OFF\_MIN}}$  limits the voltage conversion range given a selected switching frequency,  $f_{\text{SW}}$ . The minimum duty cycle allowed is:

$$D_{MIN} = t_{ON-MIN} \times f_{SW} \tag{14}$$

The maximum duty cycle allowed is:

$$D_{MAX} = 1 - t_{OFF-MIN} \times f_{SW}$$
 (15)

Given an output voltage, the choice of the switching frequency affects the allowed input voltage range, solution size and efficiency. The maximum operational supply voltage can be found by:

$$V_{\text{IN MAX}} = V_{\text{OUT}} / (f_{\text{SW}} \times t_{\text{ON-MIN}}) \tag{16}$$

At lower supply voltage, the switching frequency decreases once  $t_{OFF-MIN}$  is tripped. The minimum  $V_{IN}$  without frequency foldback can be approximated by:

$$V_{\text{IN MIN}} = V_{\text{OUT}} / (1 - f_{\text{SW}} \times t_{\text{OFF-MIN}})$$
(17)

With a desired  $V_{OUT}$ , the range of allowed  $V_{IN}$  is narrower with higher switching frequency.

TPS7H4010-SEP has an advanced frequency fold-back algorithm under both  $t_{ON\_MIN}$  and  $t_{OFF\_MIN}$  conditions. With frequency foldback, stable output voltage regulation is extended to wider range of supply voltages.

At very high  $V_{IN}$  conditions, where  $t_{ON\text{-}MIN}$  limitation is met, the switching frequency reduces to allow higher  $V_{IN}$  while maintaining  $V_{OUT}$  regulation. Note that the peak to peak inductor current ripple will increase with higher  $V_{IN}$  and lower frequency. TI does not recommend designing the circuit to operate with  $t_{ON\_MIN}$  under typical conditions.

At very low  $V_{\text{IN}}$  conditions, where  $t_{\text{OFF-MIN}}$  limitation is met, the switching frequency decreases until  $t_{\text{ON-MAX}}$  condition is met. Such frequency foldback mechanism allows the TPS7H4010-SEP to have very low dropout voltage regardless of frequency setting.

### 7.3.9 Frequency Synchronization and Mode Setting

The TPS7H4010-SEP switching action can synchronize to an external clock from 350 kHz to 2.2 MHz. TI recommends connecting the external clock to the SYNC/MODE pin with an appropriate termination resistor. Ground the SYNC/MODE pin if not used.




图 7-13. Frequency Synchronization

Submit Document Feedback

www.ti.com.cn

Recommendations for the external clock include a high level no lower than 2 V, low level no higher than 0.4 V, duty cycle between 10% and 90%, and both positive and negative pulse width no shorter than 80 ns. When the external clock fails at logic high or low, the TPS7H4010-SEP switches at the frequency programmed by the R<sub>T</sub> resistor after a time-out period. TI recommends connecting a resistor to the RT pin such that the internal oscillator frequency is the same as the external clock frequency. This allows the regulator to continue operating at approximately the same switching frequency if the external clock fails with the same control loop behavior.

The SYNC/MODE pin is also used as an operation mode control input.

- To set the operation in auto mode, connect SYNC/MODE pin to ground, or a logic signal lower than 0.3 V.
- To set the operation in FPWM mode, connect SYNC/MODE pin to a bias voltage or logic signal greater than 0.6 V.
- When the TPS7H4010-SEP is synchronized to an external clock, the operation mode is FPWM.

表 7-2 summarizes the operation mode and features according to the SYNC/MODE input signal. For more details, see Active Mode and Auto Mode and FPWM Mode sections.

70. 2. C. Normon 22. In Commigo and Operation measure					
SYNC/MODE INPUT	SWITCHING FREQUENCY	OPERATING MODE	LIGHT LOAD BEHAVIOR		
Logic low	Set by R <sub>T</sub> resistor	Auto mode	<ul> <li>No negative inductor current, device operates in discontinuous conduction mode (DCM) when current valley reaches 0 A</li> <li>Minimum peak inductor current is limited at I<sub>PEAK_MIN</sub>; device operates in pulse frequency modulation (PFM) mode when peak current reaches I<sub>PEAK_MIN</sub></li> <li>Switching frequency reduces in PFM mode</li> </ul>		
Logic high	Set by R <sub>T</sub> resistor		Fixed frequency continuous conduction mode (CCM) regardless of load		
External clock	Set by external clock	FPWM mode	Inductor current have negative portion at light loads     No I <sub>PEAK_MIN</sub>		

表 7-2. SYNC/MODE Pin Settings and Operation Modes

### 7.3.10 Internal Compensation and CFF

The TPS7H4010-SEP is internally compensated. The internal compensation is designed such that the loop response is stable over a wide operating frequency and output voltage range. The internal R-C values are 500  $k\Omega$  and 30 pF, respectively.

When large resistance value (M  $\Omega$ ) is used for R<sub>FRT</sub>, the pole formed by an internal parasitic capacitor and R<sub>FRT</sub> can be low enough to reduce the phase margin. If only low ESR output capacitors (ceramic types) are used for C<sub>OUT</sub>, the control loop could have low phase margin. To provide a phase boost an external feed-forward capacitor (CFF) can be added in parallel with RFBT. Choose the CFF capacitor to provide most phase boost at the estimated crossover frequency fx:

$$f_X = \frac{K}{V_{OUT} \times C_{OUT}}$$
 (18)

#### where

K = 24.16 with TPS7H4010-SEP


Select  $C_{OUT}$  so that the  $f_X$  is no higher than 1/6 of the switching frequency. Typically,  $f_X$  /  $f_{SW}$  = 1/10 to 1/8 provides a good combination of stability and performance.

Place the external feed-forward capacitor in parallel with the top resistor divider R<sub>FBT</sub> when additional phase boost is needed.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback





#### 图 7-14. Feed-Forward Capacitor for Loop Compensation

The feed-forward capacitor  $C_{FF}$  in parallel with  $R_{FBT}$  places an additional zero before the crossover frequency of the control loop to boost phase margin. The zero frequency can be found by 方程式 19:

$$f_{Z-CFF} = 1 / (2 \pi \times R_{FBT} \times C_{FF})$$
 (19)

An additional pole is also introduced with CFF at the frequency of:

$$f_{P-CFF} = 1 / (2 \pi \times C_{FF} \times (R_{FBT} / R_{FBB}))$$
 (20)

Select the  $C_{FF}$  so that the bandwidth of the control loop without the  $C_{FF}$  is centered between  $f_{Z-CFF}$  and  $f_{P-CFF}$ . The zero at  $f_{Z-CFF}$  adds phase boost at the crossover frequency and improves transient response. The pole at  $f_{P-CFF}$  helps maintaining proper gain margin at frequency beyond the crossover.

$$C_{FF} = \frac{1}{2 \times \pi \times f_{x}} \times \frac{1}{\sqrt{R_{FBT} \times (R_{FBT} // R_{FBB})}}$$
(21)

The  $C_{FF}$  creates a time constant with  $R_{FBT}$  that couples in the attenuated output voltage ripple to the FB node. If the  $C_{FF}$  value is too large, it can couple too much ripple to the FB and affect  $V_{OUT}$  regulation. It could also couple too much transient voltage deviation and falsely trigger PGOOD flag.

# 7.3.11 Bootstrap Capacitor and V<sub>BOOT-UVLO</sub>

The driver of the HS switch requires a bias voltage higher than the  $V_{IN}$  voltage. The capacitor,  $C_{BOOT}$  in  $\[ \]$  8-1, connected between CBOOT and SW pins works as a charge pump to boost voltage on the CBOOT pin to ( $V_{SW} + V_{CC}$ ). A boot diode is integrated on the die to minimize external component count. TI recommends a high-quality 0.47- $\mu$ F, 6.3-V or higher voltage ceramic capacitor for  $C_{BOOT}$ . The  $V_{BOOT\_UVLO}$  threshold is designed to maintain proper HS switch operation. If the  $C_{BOOT}$  is not charged above this voltage with respect to SW, the device initiates a charging sequence using the LS switch before turning on the HS switch.

#### 7.3.12 Power-Good and Overvoltage Protection

The TPS7H4010-SEP has a built-in power-good (PGOOD) flag to indicate whether the output voltage is at an appropriate level or not. The PGOOD flag can be used for start-up sequencing of multiple rails. The PGOOD pin is an open-drain output that requires a pullup resistor to an appropriate logic voltage (any voltage below 15 V). The pin can sink 5 mA of current and maintain its specified logic low level. A typical pullup resistor value is 10 k $\Omega$  to 100 k $\Omega$ . When the FB voltage is higher than  $V_{PGOOD-OV}$  or lower than  $V_{PGOOD-UV}$  threshold, the PGOOD internal switch is turned on, and the PGOOD pin voltage is pulled low. When the FB is within the range, the PGOOD switch is turned off, and the pin is pulled up to the voltage connected to the pullup resistor. The PGOOD function also have a deglitch timer for about 140  $\mu$ s for each transition. If it is desired to pull up PGOOD pin to a voltage higher than 15 V, a resistor divider can be used to divide the voltage down.

Submit Document Feedback




图 7-15. Divider for PGOOD Pullup Voltage

With a given pullup voltage  $V_{PU}$ , select a desired voltage on the PGOOD pin,  $V_{PG}$ . With a selected  $R_{PGT}$ , the  $R_{PGB}$  can be found by:

$$R_{PGB} = \frac{V_{PG}}{V_{PU} - V_{PG}} R_{PGT}$$
 (22)

When the device is disabled, the output voltage is low, and the PGOOD flag indicates logic low as long as  $V_{IN} > 2 \text{ V}$ .

#### 7.3.13 Overcurrent and Short-Circuit Protection

The TPS7H4010-SEP is protected from overcurrent conditions with cycle-by-cycle current limiting on both HS and LS MOSFETs.

The HS switch is turned off when HS current goes beyond the peak current limit,  $I_{HS-LIMIT}$ . The LS switch can only be turned off when LS current is below LS current limit,  $I_{LS-LIMIT}$ . If the LS switch current is higher than  $I_{LS-LIMIT}$  at the end of a switching cycle, the switching cycle is extended until the LS current reduces below the limit.

Current limiting on both HS and LS switches provides tighter control of the maximum DC inductor current, or output current. They also help prevent runaway current at extreme conditions. With TPS7H4010-SEP, the maximum output current is always limited at:

$$I_{DC LIMIT} = (I_{HS LIMIT} + I_{LS LIMIT})/2$$
(23)

The TPS7H4010-SEP employs hiccup current protection at extreme overload conditions, including short-circuit condition. Hiccup is only activated when  $V_{OUT}$  droops below 40% (typical) of the regulation voltage and stays below for 128 consecutive switching cycles. Under overcurrent conditions when  $V_{OUT}$  has not fallen below 40% of regulation, the TPS7H4010-SEP continues operation with cycle-by-cycle HS and LS current limiting.

Hiccup is disabled during soft-start. When hiccup is triggered, the device turns off  $V_{OUT}$  regulation and re-tries soft start after a retry delay time,  $T_{OC}$  = 46 ms (typical). The long wait time allows the device, and the load, to cool down under such fault conditions. If the fault condition still exists when retry, hiccup shuts down the device and repeats the wait and retry cycle. If the fault condition has been removed, the device starts up normally.

If tracking was used for initial sequencing, the device restarts using the internal soft-start ramp. Hiccup mode helps to reduce the device power dissipation and die temperature under severe overcurrent conditions and short circuits. It improves system reliability and prolongs the life span of the device.

In FPWM mode, negative current protection is implemented to protect the switches from extreme negative currents. When LS switch current reaches  $I_{NEG-LIMIT}$ , LS switch turns off, and HS switch turns on to conduct the negative current. HS switch is turned off once its current reaches 0 A.

#### 7.3.14 Thermal Shutdown

Thermal shutdown protection prevents the device from extreme junction temperature. The device is turned off when the junction temperature exceeds 160°C (typical). After thermal shutdown occurs, hysteresis prevents the device from switching until the junction temperature drops to approximately 135°C. When the junction temperature falls below 135°C, the TPS7H4010-SEP restarts.

#### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The EN pin provides electrical on/off control of the device. When the EN pin voltage is below  $V_{EN\_VCC\_L}$ , the device is in shutdown mode. The LDO output voltage  $V_{CC}$  = 0 V and the output voltage  $V_{OUT}$  = 0 V. In shutdown mode the guiescent current drops to a very low value.

#### 7.4.2 Standby Mode

The internal LDO has a lower EN threshold than that required to start the regulator. When the EN pin voltage is above  $V_{EN\_VCC\_H}$ , the internal LDO regulates the VCC voltage. The precision enable circuitry is turned on once  $V_{CC}$  is above  $V_{CC\_UVLO}$ . The device is in standby mode if EN voltage is below  $V_{EN\_VOUT\_H}$ . The internal MOSFETs remains in tri-state unless the voltage on EN pin goes beyond  $V_{EN\_VOUT\_H}$  threshold. The TPS7H4010-SEP also employs UVLO protection. If the VCC voltage is below the  $V_{CC\_UVLO}$  level, the output of the regulator is turned off.

#### 7.4.3 Active Mode

The TPS7H4010-SEP is in active mode when the EN voltage is above  $V_{EN\_VOUT\_H}$ , and  $V_{CC}$  is above  $V_{CC\_UVLO}$ . The simplest way to enable the operation of the TPS7H4010-SEP is to pull up the EN pin to PVIN, which allows self-start-up when the input voltage ramps up.

In active mode, depending on the load current and mode setting, the TPS7H4010-SEP is in one of four modes:

- CCM with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple;
- DCM with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation;
- PFM when switching frequency is decreased at very light load;
- Under overcurrent or overtemperature conditions, the device operates in one of the fault protection modes.

See 表 7-2 for mode-setting details.

#### 7.4.3.1 CCM Mode

In CCM operation, inductor current has a continuous triangular waveform. The HS switch is on at the beginning of a switching cycle and the LS switch is turned off the end of each switching cycle. In auto mode, the TPS7H4010-SEP operates in CCM when the load current is higher than  $\frac{1}{2}$  of the peak-to-peak inductor current ( $I_{Lripole}$ ). In FPWM mode, the TPS7H4010-SEP operates in CCM regardless of load.

In CCM operation, the switching frequency is typically constant, unless  $t_{ON-MIN}$ ,  $t_{OFF-MIN}$ , or  $l_{PEAK-MIN}$  conditions are met. The constant switching frequency is determined by RT pin setting, or the external synchronization clock frequency. The duty cycle is also constant in CCM:  $D = V_{OUT} / V_{IN}$  if loss is ignored, regardless of load. The peak-to-peak inductor ripple is constant with the same  $V_{IN}$  and  $V_{OUT}$ , regardless of load.

With very high or very low supply voltages, when the  $t_{ON-MIN}$  or  $t_{OFF-MIN}$  condition is met, the frequency reduces to maintain  $V_{OUT}$  regulation with even higher or lower  $V_{IN}$ , respectively. When the  $I_{PEAK\_MIN}$  condition is met in auto mode, switching frequency will fold back to provide higher efficiency.  $I_{PEAK\_MIN}$  is disabled in FPWM mode.

#### 7.4.3.2 DCM Mode

DCM operation only happens in auto mode, when the load current is lower than half of the CCM inductor current ripple, and peak current is higher than I<sub>PEAK-MIN</sub>. There is no DCM in FPWM mode. DCM is also known as diode emulation mode. The LS FET is turned off when the inductor current ramps to 0 A. DCM has the same switching frequency as CCM, which is set by the RT pin. Duty cycle and peak current reduces with lighter load in DCM. DCM is more efficient than FPWM under the same condition, because of lower switching losses and lower conduction losses. When the peak current reduces to I<sub>PEAK\_MIN</sub> at lighter load, the TPS7H4010-SEP operates in PFM mode.

Submit Document Feedback

#### 7.4.3.3 PFM Mode

Pulse-frequency-modulation (PFM) mode is activated when peak current is lower than  $I_{PEAK-MIN}$ , only in auto mode. Peak current is kept constant and  $V_{OUT}$  is regulated by frequency. Efficiency is greatly improved by lowered switching losses, especially at very light loads.

In PFM operation, a small DC positive offset appears on  $V_{OUT}$ . The lower the frequency is folded back in PFM, the more the DC offset is on  $V_{OUT}$ . See  $V_{OUT}$  regulation curves in *Application Curves* section. If the DC offset on  $V_{OUT}$  is not acceptable, a dummy load at  $V_{OUT}$ , or lower  $R_{FBT}$  and  $R_{FBB}$  resistance values can be used to reduce the offset. Alternatively the device can be run in FPWM mode where the switching frequency is constant, and no offset is added to affect the  $V_{OUT}$  accuracy unless  $t_{ON-MIN}$  is reached.

#### 7.4.3.4 Fault Protection Mode

The TPS7H4010-SEP has hiccup current protection at extreme overload and short circuit conditions. Hiccup is activated when  $V_{OUT}$  droops below 40% (typical) of the regulation voltage and stays for 128 consecutive switching cycles. Hiccup is disabled during soft start. In hiccup, the device turns off  $V_{OUT}$  and re-tries soft start after 46-ms wait time. Cycle repeats until overcurrent fault condition has been removed. Hiccup mode helps to reduce the device power dissipation and die temperature under severe overcurrent conditions and short circuits. It improves system reliability and prolongs the life span of the device.

Under overcurrent conditions when  $V_{OUT}$  droops below regulation but above 40% of regulated voltage, the TPS7H4010-SEP stays in cycle-by-cycle HS and LS current limiting protection mode.

Thermal shutdown prevents the device from extreme junction temperature by turning off the device when the junction temperature exceeds 160°C (typical). After thermal shutdown occurs, hysteresis prevents the device from switching until the junction temperature drops to approximately 135°C. When the junction temperature falls below 135°C, the TPS7H4010-SEP restarts.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

# 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The TPS7H4010-SEP device is a step-down DC-DC voltage regulator. It is designed to operate with a wide supply voltage range (3.5 V to 32 V), wide switching frequency range (350 kHz to 2.2 MHz), and wide output voltage range: up to 95%  $V_{\text{IN}}$ . The TPS7H4010-SEP is a synchronous converter with both HS and LS MOSFETs integrated, and it is capable of delivering a maximum output current of 6 A. The following design procedure can be used to select component values for the TPS7H4010-SEP. This section presents a simplified discussion of the design process.

# 8.2 Typical Application

The TPS7H4010-SEP requires only a few external components to perform high-efficiency power conversion, as shown in 

8 8-1.





图 8-1. TPS7H4010-SEP Basic Schematic

The TPS7H4010-SEP also integrates many practical features to meet a wide range of system design requirements and optimization, such as UVLO, programmable soft-start time, start-up tracking, programmable switching frequency, clock synchronization and a power-good flag. Note that for ease of use, the feature pins do not require an additional component when not in use. They can be either left floating or shorted to ground. Please refer to *Pin Configuration and Functions* section for details.

A comprehensive schematic with all features utilized is shown in \bigsec 8-2.



Copyright © 2017, Texas Instruments Incorporated

图 8-2. TPS7H4010-SEP Comprehensive Schematic With All Features Utilized

The external components must fulfill not only the needs of the power conversion, but also the stability criteria of the control loop. The TPS7H4010-SEP is optimized to work with a range of external components. For quick component selection,  $\frac{1}{8}$  8-1 can be used.

表 8-1. Typical Component Selection

7 1. Typiour component collection						
f <sub>SW</sub> (kHz)	V <sub>OUT</sub> (V)	L (µH)	C <sub>OUT</sub> (μF) <sup>(1)</sup>	R <sub>FBT</sub> (kΩ)	R <sub>FBB</sub> (kΩ)	$R_T(k\Omega)$
350	1	2.2	500	100	OPEN	115
500	1	1.5	400	100	OPEN	78.7 or open
1000	1	0.68	200	100	OPEN	39.2
2200	1	0.47	100	100	OPEN	17.4
350	3.3	4.7	200	100	43.5	115
500	3.3	3.3	150	100	43.5	78.7 or open
1000	3.3	1.8	88	100	43.5	39.2
2200	3.3	1.2	44	100	43.5	17.4
350	5	6.8	120	100	25	115
500	5	4.7	88	100	25	78.7 or open
1000	5	3.3	66	100	25	39.2
2200	5	2.2	44	100	25	17.4
350	12	15	66	100	9.1	115
500	12	10	44	100	9.1	78.7 or open
1000	12	6.8	22	100	9.1	39.2
350	24	22	40	100	4.3	115
500	24	15	30	100	4.3	78.7 or open

<sup>(1)</sup> All the C<sub>OUT</sub> values are after derating. Add more when using ceramics.

#### 8.2.1 Design Requirements

Detailed design procedure is described based on a design example. For this design example, use the parameters listed in  $\frac{1}{8}$  8-2.

表 8-2. Design Example Parameters

DESIGN PARAMETER	VALUE
Typical input voltage	12 V
Output voltage	5 V
Output current	6 A
Operating frequency	500 kHz
Soft-start time	11 ms

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Setpoint

The output voltage of the TPS7H4010-SEP device is externally adjustable using a resistor divider network. The divider network is comprised of top feedback resistor  $R_{FBT}$  and bottom feedback resistor  $R_{FBB}$ . Use 24 to determine the output voltage of the converter.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R_{FBT}}{R_{FBB}}\right)$$
 (24)

Typically,  $R_{FBT}$  = 10 k $\Omega$  to 100 k $\Omega$  is recommended. Larger  $R_{FBT}$  and  $R_{FBB}$  values reduce the quiescent current going through the divider, which help maintain high efficiency at very light loads. But larger divider values also make the feedback path more susceptible to noise. If efficiency at very light loads is critical in a certain application,  $R_{FBT}$  up to 1 M $\Omega$  can be used.

$$R_{FBB} = \frac{V_{FB}}{V_{OUT} - V_{FB}} R_{FBT} \tag{25}$$

 $R_{FBT}$  = 100 k  $\Omega$  is selected here.  $R_{FBB}$  = 24.99 k  $\Omega$  can be calculated to get 5-V output voltage.

### 8.2.2.2 Switching Frequency

The default switching frequency of the TPS7H4010-SEP device is set at 500 kHz. For this design, the RT pin can be floating, and the TPS7H4010-SEP switches at 500 kHz in CCM mode. An R<sub>T</sub> resistor of 78.7 k $\Omega$ , calculated using 方程式 13, 图 7-12, or 表 7-1, can be connected from RT pin to ground to obtain 500-kHz operation frequency as well.

The TPS7H4010-SEP switching action can synchronize to an external clock from 350 kHz to 2.2 MHz. TI recommends connecting an external clock to the SYNC/MODE pin with a 50- $\Omega$  to 100- $\Omega$  termination resistor. The SYNC/MODE pin must be grounded if not used.

RT pin is floating and SYNC/MODE pin is tied to ground in this design.

# 8.2.2.3 Input Capacitors

The TPS7H4010-SEP device requires high-frequency ceramic input decoupling capacitors. Depending on the application, a bulk input capacitor can also be added. The typical recommended ceramic decoupling capacitors include one small 0.1-µF to 1-µF capacitor, and one large 10-µF to 22-µF capacitor. TI recommends high-quality ceramic type X5R or X7R capacitors. The voltage rating must be greater than the maximum input voltage. As a general rule, to compensate the derating TI recommends a voltage rating of twice the maximum input voltage.

It is very important in buck regulator applications to place the small decoupling capacitor right next to the PVIN and PGND pins. This capacitor is used to bypass the high frequency switching noise by providing a return path

of the noise. It prevents the noise from spreading to wider area of the board. The large bypass ceramic capacitor must also be as close as possible to the PVIN and PGND pins.

Additionally, some bulk capacitance may be required, especially if the TPS7H4010-SEP circuit is not located within approximately 2 inches from the input voltage source. This capacitor is used to provide damping to the voltage spike due to the lead inductance of the cable. The optimum value for this capacitor is four times the ceramic input capacitance with ESR close to the characteristic impedance of the LC filter formed by your input inductance and your ceramic input capacitors. It is not critical that the electrolytic filter be at the optimum value for damping, but it must be rated to handle the maximum input voltage including ripple voltage.

For this design, two 10-µF, X7R dielectric capacitors rated for 50 V are used for the input decoupling capacitance, and a capacitor with a value of 0.47 µF for high-frequency filtering.

#### Note

*DC bias effect:* High capacitance ceramic capacitors have a DC bias derating effect, which will have a strong influence on the final effective capacitance. Therefore, the right capacitor value has to be chosen carefully. Package size and voltage rating in combination with dielectric material are responsible for differences between the rated capacitor value and the effective capacitance.

#### 8.2.2.4 Inductor Selection

The first criterion for selecting an output inductor is the inductance. In most buck converters, this value is based on the desired peak-to-peak ripple current in the inductor, I<sub>Lripple</sub>. An inductance that gives a ripple current of 10% to 30% of the maximum output current (6 A) is a good starting point. The inductance can be calculated from 方程式 26:

$$L = \frac{(V_{IN} - V_{OUT}) \times D}{f_{SW} \times I_{Lripple}}$$
(26)

#### where

- I<sub>Lripple</sub> = (0.1 to 0.3) × I<sub>L MAX</sub>
- $I_{L MAX} = 6 \text{ A for TPS7H} \pm 0.000 \text{ A for TPS7H} \pm 0.0000 \text{ A for TPS7H} \pm 0.0000 \text{ A for T$
- D = V<sub>OLIT</sub> / V<sub>IN</sub>

Selected I<sub>Lripple</sub> is between 10% to 30% of the rated current of the device.

As with switching frequency, the selection of the inductor is a tradeoff between size, cost, and performance. Higher inductance gives lower ripple current and hence lower output voltage ripple. With peak current mode control, the current ripple is the input signal to the control loop. A certain amount of ripple current is needed to maintain the signal-to-noise ratio of the control loop. Within the same series (same size/height), a larger inductance will have a higher series resistance (ESR). With similar ESR, size and/or height will be greater. Larger inductance also has slower current slew rate during large load transients.

Lower inductance usually results in a smaller, less expensive component; however, the current ripple will be higher, thus more output capacitor is needed to maintain the same amount of output voltage ripple. The RMS current is higher with the same load current due to larger ripple. The switching loss is higher because the switch current, which is the peak current, is higher when the HS switch turns off and LS switch turns on. Core loss of the inductor is also larger with higher ripple. Core loss needs to be considered, especially with higher switching frequencies. Check the ripple current over  $V_{IN\_MIN}$  to  $V_{IN\_MAX}$  range to make sure current ripple is reasonable over entire supply voltage range.

For applications with large  $V_{OUT}$  and typical  $V_{OUT}$  /  $V_{IN}$  > 50%, sub-harmonic oscillation can be a concern in peak current-mode-controlled buck converters. Select inductance so that

$$L \geqslant V_{OUT} / (N \times f_{SW}) \tag{27}$$

where

#### • N = 3.6 with TPS7H4010-SEP

The second criterion is inductor saturation current rating. Because the maximum inductor current is limited by the high-side switch current limit, it is advised to select an inductor with a saturation current higher than the I<sub>LIMIT-HS</sub>. TI recommends selection of soft saturation inductors. A power inductor could be the major source of radiated noise. When EMI is a concern in the application, select a shielded inductor, if possible.

For this design, 20% ripple of 6 A yields 4.86-µH inductance. A 4.7-µH inductor is selected, which gives 21% ripple current.

#### 8.2.2.5 Output Capacitor Selection

The output capacitor is responsible for filtering the inductor current, and supplying load current during transients. Capacitor selection depends on application conditions as well as ripple and transient requirements. Best performance is achieved by using ceramic capacitors or combinations of ceramic and other types of capacitors. For high output voltage conditions, such as 12 V and above, finding ceramic capacitors that are rated for an appropriate voltage becomes challenging. In such cases choose a low-ESR capacitor. It is a good idea to use a low-value ceramic capacitor in parallel with other capacitors, to bypass high frequency noise between ground and  $V_{\rm OUT}$ .

For a given input and output requirement, 方程式 28 gives an approximation for a minimum output capacitor required.

$$C_{OUT} > \frac{1}{(f_{SW} \times r \times \Delta V_{OUT} / I_{OUT})} \times \left[ \left( \frac{r^2}{12} \times (1 + D') \right) + \left( D' \times (1 + r) \right) \right]$$
(28)

#### where

- r = Ripple ratio of the inductor ripple current (I<sub>Lripple</sub> / 6 A)
- Δ V<sub>OUT</sub> = Target output voltage undershoot, for example, 5% to 10% of V<sub>OUT</sub>
- D' = 1 duty cycle
- f<sub>SW</sub> = switching frequency
- I<sub>OUT</sub> = load current

Along with 方程式 28, for the same requirement calculate the maximum ESR with 方程式 29.

$$ESR < \frac{D'}{f_{SW} \times C_{OUT}} \times (\frac{1}{r} + 0.5)$$
(29)

The output capacitor is also the dominating factor in the loop response of a peak-current mode controlled buck converter. A simplified estimation of the control loop crossover frequency can be found by 方程式 18.

Select  $C_{OUT}$  so that the  $f_X$  is no higher than 1/6 of the switching frequency. Typically,  $f_X$  /  $f_{SW}$  = 1/10 to 1/8 provides a good combination of stability and performance.

For this design, one  $0.47-\mu F$ , 50-V X7R and four 22- $\mu F$ , 16-V, X7R ceramic capacitors are used in parallel based on a target output voltage overshoot value of 10%.

### 8.2.2.6 Feed-Forward Capacitor

With this design, because  $R_{FBT}$  = 100 k  $\Omega$  is selected, no  $C_{FF}$  is needed.

#### 8.2.2.7 Bootstrap Capacitors

Every TPS7H4010-SEP design requires a bootstrap capacitor,  $C_{BOOT}$ . The recommended bootstrap capacitor is 0.47  $\mu$ F and rated at 6.3 V or greater. The bootstrap capacitor is located between the SW pin and the CBOOT pin. The bootstrap capacitor must be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

#### 8.2.2.8 VCC Capacitor

The VCC pin is the output of an internal LDO for TPS7H4010-SEP. The input for this LDO comes from either  $V_{IN}$  or BIAS pin voltage. The recommended  $C_{VCC}$  capacitor is 2.2  $\mu$ F and rated at 6.3 V or greater. It must be a high-quality ceramic type with X7R or X5R grade to insure stability. Never short VCC pin to ground during operation.

#### 8.2.2.9 BIAS

Because  $V_{OUT}$  = 5 V in this design, the BIAS pin is tied to  $V_{OUT}$  to reduce LDO power loss. The output voltage is supplying the LDO current instead of the input voltage. The power saving is  $I_{LDO} \times (V_{IN} - V_{OUT})$ . The power saving is more significant when  $V_{IN} >> V_{OUT}$  and with higher frequency operation. To prevent  $V_{OUT}$  noise and transients from coupling to BIAS, a series resistor, 1  $\Omega$  to 10  $\Omega$ , may be added between  $V_{OUT}$  and BIAS. A bypass capacitor with a value of 1  $\mu$  F or higher can be added close to the BIAS pin to filter noise.

#### 8.2.2.10 Soft Start

The SS/TRK pin can be floating to start up following the internal soft-start ramp. In order to extend the soft-start time, an external soft-start capacitor can be used. Use 方程式 12 in order to calculate the soft-start capacitor value.

With a desired soft-start time  $t_{SS}$  = 11 ms, a soft-start charging current of  $I_{SSC}$  = 2  $\mu$ A (typical), and  $V_{FB}$  = 1.006 V (typical), 方程式 12 yields a soft-start capacitor value of 22 nF.

# 8.2.2.11 Undervoltage Lockout Setpoint

The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of  $R_{ENT}$  and  $R_{ENB}$ . With one selected  $R_{ENT}$  value,  $R_{ENB}$  can be found by 方程式 10.

Note that the divider adds to supply quiescent current by  $V_{IN}$  / ( $R_{ENT}$  +  $R_{ENB}$ ). Small  $R_{ENT}$  and  $R_{ENB}$  values add more quiescent current loss. However, large divider values make the node more sensitive to noise.


In this design, EN pin is tied to PVIN pin with a 100-k  $\Omega$  resistor.

#### 8.2.2.12 PGOOD


For this design, a 100-k  $\Omega$  resistor is used to pull up PGOOD to  $V_{OUT}$ .




#### 8.2.3 Application Curves




# www.ti.com.cn














图 8-21. TPS7H4010-SEP Switching Waveform and **V<sub>OUT</sub>** Ripple

图 8-22. TPS7H4010-SEP Switching Waveform at **Dropout** 










图 8-24. TPS7H4010-SEP Short-Circuit Hiccup **Protection and Recovery** 

# 图 8-23. TPS7H4010-SEP Overcurrent Behavior






**Load in FPWM Mode** 

图 8-26. TPS7H4010-SEP Soft Start With 200-mA **Load in Auto Mode** 





# 9 Power Supply Recommendations

The TPS7H4010-SEP is designed to operate from an input voltage supply range from 3.5 V to 32 V. This input supply must be able to withstand the maximum input current and maintain a voltage above 3.5 V at the PVIN pin. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPS7H4010-SEP supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the TPS7H4010-SEP, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A 47-  $\mu$  F or 100-  $\mu$  F electrolytic capacitor is a typical choice.

# 10 Layout

# 10.1 Layout Guidelines

The performance of any switching converter depends heavily upon the layout of the PCB. Use the following guidelines to design a PCB layout with optimum power conversion performance, EMI performance, and thermal performance.

- Place ceramic high frequency bypass capacitors as close as possible to the PVIN and PGND pins, which are
  right next to each other on the package. Place the small value ceramic capacitor closest to the pins. This is
  very important for EMI performance.
- 2. Use short and wide traces, or localized IC layer planes, for high current paths, such as V<sub>IN</sub>, V<sub>OUT</sub>, SW, and GND connections. Short and wide copper traces reduce power loss and noise due to low parasitic resistance and inductance. Wide copper traces also help reduce die temperature, because they also provide wide heat dissipation paths. Use thick copper (2 oz) on high current layer(s) if possible.
- 3. Confine pulsing current paths ( $V_{IN}$ , SW, and ground return for  $V_{IN}$ ) on the device layer as much as possible to prevent switching noises from contaminating other layers.
- 4.  $C_{BOOT}$  capacitor also contains pulsing current. Place  $C_{BOOT}$  close to the pin and route to SW with short trace. The pinout of the device makes it easy to optimize the  $C_{BOOT}$  placement and routing.
- 5. Use a solid ground plane at the layer right underneath the device as a noise shielding and heat dissipation path.
- 6. Place the VCC bypass capacitor close to the VCC pin. Tie the ground pad of the capacitor to the ground plane using a via right next to it.
- 7. Use via next to AGND pin to the ground plane.
- 8. Minimize trace length to the FB pin. Both feedback resistors must be located right next to the FB pin. Tie the ground side of R<sub>FBB</sub> to the ground plane with a via right next to it. Place C<sub>FF</sub> directly in parallel with R<sub>FBT</sub> if used.
- 9. If V<sub>OUT</sub> accuracy at the load is important, make sure the V<sub>OUT</sub> sense point is made close to the load. Route V<sub>OUT</sub> sense to R<sub>FBT</sub> through a path away from noisy nodes and preferably on a layer on the other side of the ground plane. If BIAS is connected to V<sub>OUT</sub>, do not use the same trace to route V<sub>OUT</sub> to BIAS and to R<sub>FBT</sub>. BIAS current contains pulsing driver current and it changes with operating mode. Use separated traces for BIAS and V<sub>OUT</sub> sense to optimize V<sub>OUT</sub> regulation accuracy.
- 10. Provide adequate device heat sinking. Use an array of heat-sinking vias to connect the exposed pad to the ground plane and the bottom PCB layer. Connect the DAP and NC pins on the short sides of the device to the GND net, so that IC layer ground copper can provide an optimal dog-bone shape heat sink. Heat generated on the die can flow directly from device junction to the DAP then to the copper and spread to the wider copper outside of the device. Try to keep copper area solid on the top and bottom layer around thermal vias on the DAP to optimize heat dissipation.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

### 10.1.1 Layout For EMI Reduction

To optimize EMI performance, place the components in the high di/dt current path, as shown in 🗵 10-1, as close as possible to each other. When the components are close to each other, the area of the loop enclosed by these components, and the parasitic inductance of this loop, are minimized. The noises generated by the pulsing current and parasitic inductances are then minimized.




图 10-1. Pulsing Current Path of Buck Converter

In a buck converter, the high di/dt current path is composed of the HS and LS MOSFETs and the input capacitors. Because the two MOSFETs are integrated inside the device, they are closer to each other than in discrete solutions. PVIN and PGND pins are the connections from the MOSFETs to the input capacitors. The first step of the layout must be placing the input capacitors, especially the small value ceramic bypass one, as close as possible to PVIN and PGND pins.

The TPS7H4010-SEP pinout is optimized for low EMI layout. Multiple pins are used for PVIN and PGND to minimized bond wire resistances and inductances. The PVIN and PGND pins are right next to each other to simplify optimal layout. The CBOOT pin is placed next to SW pin for easy and compact  $C_{\text{ROOT}}$  capacitor layout.

#### 10.1.2 Ground Plane

The ground plane of a PCB provides the best return path for the pulsing current on the device layer. Make sure the ground plane is solid, especially the part right underneath the pulsing current paths. Solid copper under a pulsing current path provide a mirrored return path for the high frequency components and minimize voltage spikes generated by the pulsing current. It shields the layers on the other side of the plane from switching noises. Route signal traces on the other side of the ground plane as much as possible. Use multiple vias in parallel to connect the grounds on the device layer to the ground plane.

# **10.1.3 Optimize Thermal Performance**

The key to thermal optimization on PCB design is to provide heat transferring paths from the device to the outer large copper area. Use thick copper (2 oz) on high current layer(s) if possible. Use thermal vias under the DAP to transfer heat to other layers. Connect NC pins to the GND net so that GND copper can run underneath the device to create dog-bone shape heat sink. Try to leave copper solid on IC side as much as possible above and below the device. Place components and route traces away from major heat transferring paths, if possible, to avoid blocking heat dissipation path. Try to leave copper solid, free of components and traces, around the thermal vias on the other side of the board as well. Solid copper behaves as heat sink to spread the heat to a larger area.

When calculating power dissipation, use the maximum input voltage and the average output current for the application. Many common operating conditions are provided in *Application Curves* section. Less common applications can be derived through interpolation. In all designs, the junction temperature must be kept below the rated maximum of 125°C.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 10.2 Layout Example

A layout example is shown in <a>\infty\$ 10-2. A four-layer board is used with 2-oz copper on the top and bottom layers and 1-oz copper on the inner two layers. <a>\infty\$ 10-2 shows the relative scale of the TPS7H4010-SEP device with 0805 and 1210 input and output capacitors, 7-mm × 7-mm inductor and 0603 case size for all other passive components. The trace width of the signal connections are not to scale.

The components are placed on the top layer and the high current paths are routed on the top layer as well. The remaining space on the top layer can be filled with GND polygon. Thermal vias are used under the DAP and around the device. The GND copper was extended to the outside of the device, which serves as copper heat sink.

The mid-layer 1 is right underneath the top layer. It is a solid ground plane, which serves as noise shielding and heat dissipation path.

The  $V_{OUT}$  sense trace is routed on the 3rd layer, which is mid-layer 2. Ground plane provided noise shielding for the sense trace. The  $V_{OUT}$  to BIAS connection is routed by a separate trace.

The bottom layer is also a solid ground copper in this example. Solid copper provides best heat sinking for the device. If components and traces need to be on the bottom layer, leave the area around thermal vias as solid as possible. Try not to cut heat dissipation path by a trace. The board can be used for various frequencies and output voltages, with component variation. For more details, see the *TPS7H4010-SEP EVM User*'s *Guide*.




图 10-2. TPS7H4010-SEP Layout Example



# 11 Device and Documentation Support

# 11.1 Device Support

# 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.2 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H4010EVM User's Guide user's guide
- Texas Instruments, TPS7H4010-SEP Total Ionizing Dose (TID) radiation report
- Texas Instruments, TPS7H4010-SEP Neutron Displacement Damage Characterization radiation report
- Texas Instruments, TPS7H4010-SEP Single-Event Effects Test Report radiation report
- Texas Instruments, TPS7H4010-SEP Production Flow and Reliability Report
- Texas Instruments, AN-2020 Thermal Design By Insight, Not Hindsight application report

# 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

# 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS7H4010-SEP

Submit Document Feedback

www.ti.com

21-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
						(4)	(5)		
TPS7H4010MKGDSEP	Active	Production	XCEPT (KGD)   0	10   OTHER	Yes	Call TI	N/A for Pkg Type	-55 to 125	
TPS7H4010MRNPSEP	Active	Production	WQFN (RNP)   30	490   JEDEC TRAY (10+1)	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP
TPS7H4010MRNPTSEP	Active	Production	WQFN (RNP)   30	250   SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP
V62/19623-019A	Active	Production	XCEPT (KGD)   0	10   OTHER	Yes	Call TI	N/A for Pkg Type	-55 to 125	
V62/19623-01XE	Active	Production	WQFN (RNP)   30	250   SMALL T&R	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP
V62/19623-01XE-T	Active	Production	WQFN (RNP)   30	490   JEDEC TRAY (10+1)	Yes	NIPDAUAG	Level-3-260C-168 HR	-55 to 125	PS7H4010 RNPSEP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 21-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-May-2025

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7H4010MRNPTSEP	WQFN	RNP	30	250	180.0	16.4	4.25	6.25	0.95	8.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-May-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7H4010MRNPTSEP	WQFN	RNP	30	250	213.0	191.0	35.0



www.ti.com 21-May-2025

# **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.


#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
TPS7H4010MRNPSEP	RNP	WQFN	30	490	35 x 14	150	315	135.9	7620	8.8	7.9	8.15
V62/19623-01XE-T	RNP	WQFN	30	490	35 x 14	150	315	135.9	7620	8.8	7.9	8.15

4 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD



# NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司