


TPS7B86-Q1 具有电源正常状态指示功能的汽车类 500mA、40V、可调节低压降稳压器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
 - 温度等级 1：-40°C 至 +125°C， T_A
 - 结温：-40°C 至 +150°C， T_J
- 输入电压范围：3V 至 40V (最大 42V)
- 输出电压范围：
 - 可调输出：1.2V 至 18V
 - 固定输出：3.3V 和 5V
- 最大输出电流：500mA
- 输出电压精度： $\pm 0.85\%$ (最大值)
- 低压降：
 - 450mA 时为 475mV (最大值) ($V_{OUT} \geq 3.3V$)
- 低静态电流：
 - 轻负载时典型值为 17 μA
 - 禁用时最大值为 5 μA
- 出色的线路瞬态响应：
 - 冷启动时出现 $\pm 2\% V_{OUT}$ 偏差
 - $\pm 2\% V_{OUT}$ 偏差 (V_{IN} 压摆率 1V/ μs)
- 具有可编程延迟周期的电源正常状态指示
- 与 2.2 μF 或更高的电容器搭配使用时可保持稳定
- 提供功能安全
 - 可提供用于功能安全系统设计的文档
- 封装选项：
 - 5 引脚 TO-252 封装：29.7°C/W $R_{\theta JA}$
 - 带有散热焊盘的 8 引脚 HSOIC-8 封装：41.8°C/W $R_{\theta JA}$

2 应用

- 可重新配置仪表组
- 车身控制模块(BCM)
- 常开型电池连接应用：
 - 汽车网关
 - 远程免钥匙进入 (RKE)



线路瞬态响应 (V_{IN} 压摆率 3V/ μs)

3 说明

TPS7B86-Q1 是一款低压降线性稳压器，专用于连接汽车应用中的电池。该器件的输入电压范围高达 40V，因此可承受汽车系统可能发生的瞬变（如负载突降）。此器件在轻负载下的静态电流仅为 17 μA ，是为备用系统中微控制器 (MCU) 和控制局域网络 (CAN) 收发器等常开型器件供电的出色解决方案。

该器件具有先进的瞬态响应，因此输出端可对负载或线路变化（例如，在冷启动条件下）作出迅速响应。此外，该器件架构新颖，可在从电压跌落恢复过程中最大限度降低输出过冲幅度。正常运行时，该器件可在整个线路、负载和温度范围内维持 $\pm 0.85\%$ 的直流精度。


可以通过外部组件调整电源正常状态指示延迟，因此可通过配置延迟时间来适应应用特定的系统。

该器件采用导热封装，因此可将热量高效传导到电路板上。

封装信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS7B86-Q1	DDA (HSOIC, 8)	4.89mm × 3.90mm
	KVU (TO-252, 5)	6.60mm × 6.10mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



可调节输出电压



Table of Contents

1 特性	1	7.3 Feature Description.....	18
2 应用	1	7.4 Device Functional Modes.....	20
3 说明	1	8 Application and Implementation	21
4 Revision History	2	8.1 Application Information.....	21
5 Pin Configuration and Functions	3	8.2 Typical Application.....	26
6 Specifications	5	8.3 Power Supply Recommendations.....	27
6.1 Absolute Maximum Ratings.....	5	8.4 Layout.....	27
6.2 ESD Ratings.....	5	9 Device and Documentation Support	30
6.3 Recommended Operating Conditions.....	6	9.1 Device Support.....	30
6.4 Thermal Information.....	6	9.2 接收文档更新通知.....	30
6.5 Electrical Characteristics.....	7	9.3 支持资源.....	30
6.6 Switching Characteristics.....	8	9.4 Trademarks.....	30
6.7 Typical Characteristics.....	9	9.5 Electrostatic Discharge Caution.....	30
7 Detailed Description	16	9.6 术语表.....	30
7.1 Overview.....	16	10 Mechanical, Packaging, and Orderable Information	30
7.2 Functional Block Diagrams	16		

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (May 2022) to Revision C (August 2022)	Page
• Changed <i>Pin Configuration and Functions</i> section: added D version of DDA pinout and added B version to existing <i>DDA Package (With PG)</i> pinout.....	3
• Changed <i>Power-Good (PG)</i> section.....	18
• Added D version information to <i>Device Nomenclature</i> table.....	30

Changes from Revision A (December 2020) to Revision B (May 2022)	Page
• 向 <i>特性</i> 部分添加了 <i>提供功能安全要点</i>	1
• Changed PG pin description in <i>Pin Functions</i> table.....	3
• Adding load regulation specification for the B version.....	7
• Changed <i>Start-Up Plot Inrush Current</i> figure.....	9
• Changed <i>TPS7B86-Q1 With PG</i> figure.....	16
• Changed <i>Power-Up Waveform With EN</i> figure.....	27

5 Pin Configuration and Functions




图 5-1. KVV Package, 5-Pin TO-252 (Top View)




图 5-2. DDA Package (Without PG), 8-Pin HSOIC (Top View)




图 5-3. DDA Package (With PG), 8-Pin HSOIC, B Version (Top View)




图 5-4. DDA Package (With PG), 8-Pin HSOIC, D Version (Top View)

表 5-1. Pin Functions

NAME	PIN				TYPE	DESCRIPTION
	KVU	DDA (Without PG)	DDA (B Version)	DDA (D Version)		
DELAY	—	—	3	3	O	Power-good delay adjustment pin. Connect a capacitor from this pin to GND to set the PG reset delay. Leave this pin floating for a default ($t_{(DLY_FIX)}$) delay. See the Power-Good (PG) section for more information. If this functionality is not desired, leave this pin floating because connecting this pin to GND causes a permanent increase in the GND current.
EN	2	7	7	6	I	Enable pin. The device is disabled when the enable pin becomes lower than the enable logic input low level (V_{IL}). Do not leave this pin floating because this pin is high impedance. If left floating, this pin may cause the device to enable or disable.
FB/NC	4	2	2	2	I	This pin is a feedback pin when using an external resistor divider or an NC pin when using the device with a fixed output voltage. When using the adjustable device, this pin must be connected through a resistor divider to the output for the device to function. If using a fixed output this pin can either be left floating or connected to GND.
GND	3	5	5	4	G	Ground pin. Connect this pin to the thermal pad with a low-impedance connection.
IN	1	8	8	8	P	Input power-supply voltage pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to GND as listed in the Recommended Operating Conditions table and the Input Capacitor section. Place the input capacitor as close to the input of the device as possible.
NC	—	3, 4, 6	4	7	—	No internal connection. This pin can be left floating or tied to GND for best thermal performance.
OUT	5	1	1	1	O	Regulated output voltage pin. A capacitor is required from OUT to GND for stability. For best transient response, use the nominal recommended value or larger ceramic capacitor from OUT to GND; see the Recommended Operating Conditions table and the Output Capacitor section. Place the output capacitor as close to output of the device as possible. If using a high equivalent series resistance (ESR) capacitor, decouple the output with a 100-nF ceramic capacitor.
PG	—	—	6	5	O	Active-high, power-good pin. An open-drain output indicates when the output voltage reaches $V_{PG(TH,RISING)}$ of the target. Using a feed-forward capacitor can disrupt PG (power good) functionality. See the Power-Good (PG) section for more information.
Thermal pad	Pad	Pad	Pad	Pad	—	Thermal pad. Connect the pad to GND for best possible thermal performance. See the Layout section for more information.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Unregulated input	- 0.3	42	V
EN	Enable input	- 0.3	42	V
V _{OUT}	Regulated output	- 0.3	V _{IN} + 0.3 V ⁽²⁾	V
FB	Feedback	- 0.3	20	V
Delay	Reset delay input, power-good adjustable threshold	- 0.3	6	V
PG	Power-good output	- 0.3	20	V
T _J	Operating junction temperature	- 40	150	°C
T _{stg}	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is V_{IN} + 0.3 V or 20 V, whichever is smaller

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±500	
			±750	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage	3		40	V
V _{OUT}	Output voltage	1.2		18	V
I _{OUT}	Output current	0		500	mA
F _{EN}	Enable pin frequency ⁽¹⁾			5	kHz
V _{EN}	Enable Pin voltage	0		40	V
V _{Delay}	Delay pin voltage, power-good adjustable threshold	0		5.5	V
V _{PG}	Power-good output pin	0		18	V
C _{FF}	Feed-forward capacitor	0		1	μF
C _{OUT}	Output capacitor ⁽³⁾	2.2		220	μF
ESR	Output capacitor ESR requirements	0.001		2	Ω
C _{IN}	Input capacitor ⁽²⁾	0.1	1		μF
C _{Delay}	Power-good delay capacitor			1	μF
T _J	Operating junction temperature	– 40		150	°C

(1) Minimum pulse time on the EN pin is 100 μs.

(2) For robust EMI performance the minimum input capacitance is 500 nF.

(3) Effective output capacitance of 1 μF minimum required for stability.

6.4 Thermal Information

THERMAL METRIC ^{(1) (2)}		TPS7B86-Q1		UNIT
		KVU	DDA	
		5 PINS	8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	29.7	41.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	40.2	55	°C/W
R _{θJB}	Junction-to-board thermal resistance	8.6	17.3	°C/W
ψ _{JT}	Junction-to-top characterization parameter	2.9	4.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	8.5	17.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	1.5	5.7	°C/W

(1) The thermal data is based on the JEDEC standard high K profile, JESD 51-7. Two-signal, two-plane, four-layer board with 2-oz. copper. The copper pad is soldered to the thermal land pattern. Also, correct attachment procedure must be incorporated.

(2) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 0\text{ mA}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$

PARAMETER		Test Conditions		MIN	TYP	MAX	UNIT
V _{OUT}	Regulated output (DDA package)	V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 450 mA, T _J = 25°C ⁽¹⁾		- 0.75		0.75	%
		V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 500 mA, T _J = 25°C ⁽¹⁾		- 0.75		0.75	
		V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 450 mA ⁽¹⁾		- 0.85		0.85	
		V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 500 mA ⁽¹⁾		- 0.85		0.85	
V _{OUT}	Regulated output (KVU Package)	V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 450 mA, T _J = 25°C ⁽¹⁾		- 0.85		0.85	%
		V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 500 mA, T _J = 25°C ⁽¹⁾		- 0.85		0.85	
		V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 450 mA ⁽¹⁾		- 1.15		1.15	
		V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA to 500 mA ⁽¹⁾		- 1.15		1.15	
Δ V _{OUT} (Δ I _{OUT})	Load regulation (B Version)	V _{IN} = V _{OUT} + 1 V, I _{OUT} = 100 μA to 450 mA , V _{OUT} ≥ 3.3 V				0.45	%
		V _{IN} = V _{OUT} + 1 V, I _{OUT} = 100 μA to 500 mA , V _{OUT} ≥ 3.3 V				0.475	%
Δ V _{OUT} (Δ I _{OUT})	Load regulation	V _{IN} = V _{OUT} + 1 V, I _{OUT} = 100 μA to 450 mA , V _{OUT} ≥ 3.3 V				0.425	%
		V _{IN} = V _{OUT} + 1 V, I _{OUT} = 100 μA to 500 mA , V _{OUT} ≥ 3.3 V				0.45	
Δ V _{OUT} (Δ I _{OUT})	Load regulation (adjustable output only)	V _{IN} = V _{OUT} + 1 V, I _{OUT} = 100 μA to 450 mA , V _{OUT} < 3.3 V				0.625	%
		V _{IN} = V _{OUT} + 1 V, I _{OUT} = 100 μA to 500 mA , V _{OUT} < 3.3 V				0.65	
Δ V _{OUT} (Δ V _{IN})	Line regulation	V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 100 μA				0.2	%
Δ V _{OUT}	Load transient response settling time ⁽²⁾	t _R = t _F = 1 μs; C _{OUT} = 10 μF, V _{OUT} ≥ 3.3V				100	μs
Δ V _{OUT}	Load transient response overshoot, undershoot ⁽²⁾	t _R = t _F = 1 μs; C _{OUT} = 10 μF, V _{OUT} ≥ 3.3V	I _{OUT} = 150 mA to 350 mA	- 2%			%V _{OUT}
			I _{OUT} = 350 mA to 150 mA			10%	
			I _{OUT} = 0 mA to 500 mA	- 10%			
Δ V _{OUT}	Load transient response overshoot, undershoot ⁽²⁾	t _R = t _F = 1 μs; C _{OUT} = 10 μF, V _{OUT} < 3.3V	I _{OUT} = 150 mA to 350 mA	- 2.5%			%V _{OUT}
			I _{OUT} = 350 mA to 150 mA			10%	
			I _{OUT} = 0 mA to 500 mA	- 10%			
I _Q	Quiescent current	V _{IN} = V _{OUT} + 1 V to 40V, I _{OUT} = 0 mA, T _J = 25°C ⁽³⁾		17	21		μA
		V _{IN} = V _{OUT} + 1 V to 40 V, I _{OUT} = 0 mA ⁽³⁾				26	
		I _{OUT} = 500 μA				35	
I _{SHUTDOWN}	Shutdown supply current (I _{GND})	V _{EN} = 0 V, T _J = 25°C				2.5	μA
		V _{EN} = 0 V				4	
V _{DO}	Dropout voltage fixed output voltages (DDA Package)	I _{OUT} ≤ 1 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)} x 0.95				43	mV
		I _{OUT} = 315 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		260	360		
		I _{OUT} = 450 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		335	475		
		I _{OUT} = 500 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		360	535		
V _{DO}	Dropout voltage adjustable output	I _{OUT} ≤ 1 mA, V _{FB} = 0.61 V, V _{IN} = 3 V				43	mV
		I _{OUT} = 315 mA, V _{FB} = 0.61 V, V _{IN} = 3 V				400	
		I _{OUT} = 450 mA, V _{FB} = 0.61 V, V _{IN} = 3 V				525	
		I _{OUT} = 500 mA, V _{FB} = 0.61 V, V _{IN} = 3 V				570	
V _{DO}	Dropout voltage fixed output voltages (KVU Package)	I _{OUT} ≤ 1 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)} x 0.95				46	mV
		I _{OUT} = 315 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		275	400		
		I _{OUT} = 450 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		360	525		
		I _{OUT} = 500 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		390	575		
V _{DO}	Dropout voltage adjustable output voltages (KVU Package)	I _{OUT} ≤ 1 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)} x 0.95				46	mV
		I _{OUT} = 315 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		327	440	mV	
		I _{OUT} = 450 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		428	575	mV	
		I _{OUT} = 500 mA, V _{OUT} ≥ 3.3 V, V _{IN} = V _{OUT(NOM)}		464	630	mV	
V _{FB}	Feedback voltage	Reference voltage for FB		0.644	0.65	0.656	V
I _{FB}	Feedback current	Current into FB pin		-10		10	nA

6.5 Electrical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 0\text{ mA}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$

PARAMETER		Test Conditions	MIN	TYP	MAX	UNIT
I_{EN}	EN pin current	$V_{EN} = V_{IN} = 13.5\text{ V}$			50	nA
$V_{UVLO(RISING)}$	Rising input supply UVLO	V_{IN} rising	2.6	2.7	2.82	V
$V_{UVLO(FALLING)}$	Falling input supply UVLO	V_{IN} falling	2.38	2.5	2.6	V
$V_{UVLO(HYST)}$	$V_{UVLO(IN)}$ hysteresis			230		mV
V_{IL}	Enable logic input low level				0.7	V
V_{IH}	Enable logic input high level		2			V
I_{CL}	Output current limit	$V_{IN} = V_{OUT} + 1\text{ V}$, V_{OUT} short to $90\% \times V_{OUT(NOM)}$	540		780	mA
PSRR	Power supply rejection ratio	$V_{IN} - V_{OUT} = 1\text{ V}$, frequency = 1 kHz , $I_{OUT} = 450\text{ mA}$		70		dB
$V_{PG(OL)}$	PG pin low level output voltage	$V_{OUT} \leq 0.83 \times V_{OUT}$			0.4	V
$V_{PG(TH,RISING)}$	Default power-good threshold	V_{OUT} rising	85		95	% V_{OUT}
$V_{PG(TH,FALLING)}$	Default power-good threshold	V_{OUT} falling	83		93	
$V_{PG(HYST)}$	Power-good hysteresis			2		
$V_{DLY(TH)}$	Threshold to release power-good high	Voltage at DELAY pin rising	1.17	1.21	1.25	V
$I_{DLY(CHARGE)}$	Delay capacitor charging current	Voltage at DELAY pin = 1 V	1	1.5	2	μA
T_J	Junction temperature		-40		150	$^{\circ}\text{C}$
$T_{SD(SHUTDOWN)}$	Junction shutdown temperature			175		$^{\circ}\text{C}$
$T_{SD(HYST)}$	Hysteresis of thermal shutdown			20		$^{\circ}\text{C}$

- (1) Power dissipation is limited to 2 W for device production testing purposes. The power dissipation can be higher during normal operation. See the thermal dissipation section for more information on how much power the device can dissipate while maintaining a junction temperature below 150°C .
- (2) Specified by design.
- (3) For the adjustable output this is tested in unity gain and resistor current is not included.

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{DLY_FIX}	Power-good propagation delay	No capacitor connect at DELAY pin		100		μs
$t_{Deglitch}$	Power-good deglitch time	No capacitor connect at DELAY pin		90		μs
t_{DLY}	Power-good propagation delay	Delay capacitor value: $C_{(DELAY)} = 100\text{ nF}$		80		ms

6.7 Typical Characteristics

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted)




图 6-1. Accuracy vs Temperature




图 6-2. Line Regulation vs V_{IN}




图 6-3. Line Regulation vs V_{IN}




图 6-4. Line Regulation vs V_{IN}




图 6-5. Load Regulation vs I_{OUT}




图 6-6. Line Regulation at 50 mA

6.7 Typical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted)




图 6-7. Line Regulation at 100 mA




图 6-8. Dropout Voltage (V_{DO}) vs I_{OUT}




图 6-9. Dropout Voltage (V_{DO}) vs I_{OUT}




图 6-10. Dropout Voltage (V_{DO}) vs V_{IN}




图 6-11. PSRR vs Frequency and I_{OUT}




图 6-12. Noise vs Frequency

6.7 Typical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted)




图 6-13. Noise vs Frequency




图 6-14. PSRR vs Frequency and V_{IN}




图 6-15. Line Transients




图 6-16. Line Transients




图 6-17. Load Transient, No Load to 100 mA





图 6-18. Load Transient, No Load to 100-mA Rising Edge


6.7 Typical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted)




$V_{OUT} = 5\text{ V}$, $I_{OUT} = 45\text{ mA}$ to 105 mA , slew rate = $0.1\text{ A}/\mu\text{s}$,
 $V_{EN} = 3.3\text{ V}$, $C_{OUT} = 10\text{ }\mu\text{F}$

图 6-19. Load Transient, 45 mA to 105 mA




$V_{OUT} = 5\text{ V}$, $I_{OUT} = 45\text{ mA}$ to 105 mA , slew rate = $0.1\text{ A}/\mu\text{s}$,
 $V_{EN} = 3.3\text{ V}$, $C_{OUT} = 10\text{ }\mu\text{F}$

图 6-20. Load Transient, 45-mA to 105-mA Rising Edge




$V_{OUT} = 5\text{ V}$, $I_{OUT} = 0\text{ mA}$ to 150 mA , slew rate = $1\text{ A}/\mu\text{s}$,
 $V_{EN} = 3.3\text{ V}$, $C_{OUT} = 10\text{ }\mu\text{F}$

图 6-21. Load Transient, No Load to 150-mA




$V_{OUT} = 5\text{ V}$, $I_{OUT} = 0\text{ mA}$ to 150 mA , slew rate = $1\text{ A}/\mu\text{s}$,
 $V_{EN} = 3.3\text{ V}$, $C_{OUT} = 10\text{ }\mu\text{F}$

图 6-22. Load Transient, No Load to 150-mA Rising Edge



$V_{OUT} = 5\text{ V}$, $I_{OUT} = 150\text{ mA}$ to 350 mA , slew rate = $0.1\text{ A}/\mu\text{s}$,
 $V_{EN} = 3.3\text{ V}$, $C_{OUT} = 10\text{ }\mu\text{F}$

图 6-23. Load Transient, 150-mA to 350-mA



$V_{OUT} = 5\text{ V}$, $I_{OUT} = 0\text{ mA}$ to 500 mA , slew rate = $1\text{ A}/\mu\text{s}$,
 $V_{EN} = 3.3\text{ V}$, $C_{OUT} = 10\text{ }\mu\text{F}$

图 6-24. Load Transient, No Load to 500 mA

6.7 Typical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted)




图 6-25. Load Transient, No Load to 500-mA Rising Edge




图 6-26. Output Current Limit vs Temperature




图 6-27. Quiescent Current (I_Q) vs V_{IN}




图 6-28. Quiescent Current (I_Q) vs V_{IN}




图 6-29. Ground Current (I_{GND}) vs I_{OUT}




图 6-30. Ground Current at 100 mA

6.7 Typical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted)




图 6-31. Ground Current at 500 μA




图 6-32. EN Threshold vs Temperature




图 6-33. PG Threshold vs Temperature




图 6-34. Start-Up Plot Inrush Current




图 6-35. Undervoltage Lockout (UVLO) Threshold vs Temperature




图 6-36. Delay Pin Current vs Temperature

6.7 Typical Characteristics (continued)

specified at $T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$, $V_{IN} = 13.5\text{ V}$, $I_{OUT} = 100\text{ }\mu\text{A}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$, $1\text{ m}\Omega < C_{OUT}\text{ ESR} < 2\text{ }\Omega$, $C_{IN} = 1\text{ }\mu\text{F}$, and $V_{EN} = 2\text{ V}$ (unless otherwise noted)




图 6-37. Output Voltage vs Injected Current




图 6-38. Thermal Shutdown




图 6-39. Stability, ESR vs C_{OUT}

7 Detailed Description

7.1 Overview

The TPS7B86-Q1 is a low-dropout linear regulator (LDO) with improved transient performance that allows for quick response to changes in line or load conditions. The device also features a novel output overshoot reduction feature that minimizes output overshoot during cold-crank conditions.

The integrated power-good and delay features allow for the system to notify down-stream components when the power is good and assist in sequencing requirements.

During normal operation, the device has a tight DC accuracy of $\pm 0.85\%$ over line, load, and temperature. The increased accuracy allows for the powering of sensitive analog loads or sensors.

7.2 Functional Block Diagrams




图 7-1. TPS7B86-Q1 Fixed Output Without PG




图 7-2. TPS7B86-Q1 Adjustable Output Without PG




图 7-3. TPS7B86-Q1 With PG

7.3 Feature Description

7.3.1 Enable (EN)

The enable pin for the device is an active-high pin. The output voltage is enabled when the voltage of the enable pin is greater than the high-level input voltage of the EN pin and disabled with the enable pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the enable pin to the input of the device.

7.3.2 Power-Good (PG)

The power-good (PG) pin is an open-drain output and can be connected to a regulated supply through an external pullup resistor. The maximum pullup voltage is listed as V_{PG} in the [Recommended Operating Conditions](#) table. For the PG pin to have a valid output, the voltage on the IN pin must be greater than $V_{UVLO(RISING)}$, as listed in the [Electrical Characteristics](#) table. When V_{OUT} exceeds $V_{PG(TH, RISING)}$, the PG output is high impedance and the PG pin voltage pulls up to the connected regulated supply. When the regulated output falls below $V_{PG(TH, FALLING)}$, the open-drain output turns on and pulls the PG output low. If output voltage monitoring is not needed, the PG pin can be left floating or connected to ground.

By connecting a pullup resistor to an external supply, any downstream device can receive power-good (PG) as a logic signal that can be used for sequencing. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device.

7.3.3 Adjustable Power-Good Delay Timer (DELAY)

The power-good delay period is a function of the external capacitor on the DELAY pin. The adjustable delay configures the amount of time required before the PG pin becomes high. This delay is configured by connecting an external capacitor from this pin to GND. 图 7-4 shows the typical timing diagram for the power-good delay pin. If the DELAY pin is left floating, the power-good delay is $t_{(DLY_FIX)}$. For more information on how to program the PG delay, see the [Setting the Adjustable Power-Good Delay](#) section.




图 7-4. Typical Power-Good Timing Diagram

7.3.4 Undervoltage Lockout

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the [Electrical Characteristics](#) table.

7.3.5 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up can be high from large $V_{IN} - V_{OUT}$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the [Recommended Operating Conditions](#) table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.3.6 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the [Electrical Characteristics](#) table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the [Know Your Limits application note](#).

图 7-5 shows a diagram of the current limit.




图 7-5. Current Limit

7.4 Device Functional Modes

7.4.1 Device Functional Mode Comparison

表 7-1 shows the conditions that lead to the different modes of operation. See the [Electrical Characteristics](#) table for parameter values.

表 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
	V_{IN}	V_{EN}	I_{OUT}	T_J
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	$I_{OUT} < I_{OUT(max)}$	$T_J < T_{SD(shutdown)}$
Disabled (any true condition disables the device)	$V_{IN} < V_{UVLO}$	$V_{EN} < V_{EN(LOW)}$	Not applicable	$T_J > T_{SD(shutdown)}$

7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$)
- The output current is less than the current limit ($I_{OUT} < I_{CL}$)
- The device junction temperature is less than the thermal shutdown temperature ($T_J < T_{SD}$)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the [Electrical Characteristics](#) table). When disabled, the pass transistor is turned off and internal circuits are shutdown.

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

8.1.1 Input and Output Capacitor Selection

The TPS7B86-Q1 requires an output capacitor of 2.2 μF or larger (1 μF or larger capacitance) for stability and an equivalent series resistance (ESR) between 0.001 Ω and 2 Ω . For best transient performance, use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and ESR over temperature. When choosing a capacitor for a specific application, be mindful of the DC bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the maximum recommended output capacitance is 220 μF .

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has a high impedance over a large range of frequencies, several input capacitors can be used in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

8.1.2 Adjustable Device Feedback Resistor Selection

The adjustable-version device requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{\text{OUT}} = V_{\text{FB}} \times (1 + R_1 / R_2) \quad (1)$$

To ignore the FB pin current error term in the V_{OUT} equation, set the feedback divider current to 100x the FB pin current listed in the [Electrical Characteristics](#) table. This setting provides the maximum feedback divider series resistance, as shown in the following equation:

$$R_1 + R_2 \leq V_{\text{OUT}} / (I_{\text{FB}} \times 100) \quad (2)$$

8.1.3 Feed-Forward Capacitor

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the [Recommended Operating Conditions](#) table. A higher capacitance C_{FF} can be used; however, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the [Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note](#).

C_{FF} and R_1 form a zero in the loop gain at frequency f_z , while C_{FF} , R_1 , and R_2 form a pole in the loop gain at frequency f_p . C_{FF} zero and pole frequencies can be calculated from the following equations:

$$f_z = 1 / (2 \times \pi \times C_{\text{FF}} \times R_1) \quad (3)$$

$$f_p = 1 / (2 \times \pi \times C_{\text{FF}} \times (R_1 \parallel R_2)) \quad (4)$$

8.1.4 Dropout Voltage

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_{\text{IN}} - V_{\text{OUT}}$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the [Recommended Operating Conditions](#) table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed

output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. The following equation calculates the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}} \quad (5)$$

8.1.5 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \leq V_{IN} + 0.3 \text{ V}$.

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated.

8.1.6 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (6)$$

备注

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (7)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the [Thermal Information](#) table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.1.6.1 Thermal Performance Versus Copper Area

The most used thermal resistance parameter $R_{\theta JA}$ is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the [Thermal Information](#) table is determined by the JEDEC standard (see [Figure 8-1](#)), PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the package junction-to-case (bottom) thermal resistance ($R_{\theta JCbot}$) plus the thermal resistance contribution by the PCB copper.








图 8-1. JEDEC Standard 2s2p PCB

[Figure 8-2](#) through [Figure 8-5](#) illustrate the functions of $R_{\theta JA}$ and ψ_{JB} versus copper area and thickness. These plots are generated with a 101.6-mm × 101.6-mm × 1.6-mm PCB of two and four layers. For the 4-layer board, inner planes use 1-oz copper thickness. Outer layers are simulated with both 1-oz and 2-oz copper thickness. A 2x3 (DDA package) or a 3x4 (KVU package) array of thermal vias with a 300-μm drill diameter and 25-μm copper plating is located beneath the thermal pad of the device. The thermal vias connect the top layer, the bottom layer and, in the case of the 4-layer board, the first inner GND plane. Each of the layers has a copper plane of equal area.

图 8-2. $R_{\theta JA}$ vs Copper Area (DDA Package)图 8-3. Ψ_{JB} vs Copper Area (DDA Package)图 8-4. $R_{\theta JA}$ vs Copper Area (KVU Package)图 8-5. Ψ_{JB} vs Copper Area (KVU Package)

8.1.6.2 Power Dissipation Versus Ambient Temperature

图 8-6 is based off of a JE51-7 4-layer, high-K board. The allowable power dissipation was estimated using the following equation. As discussed in the [An empirical analysis of the impact of board layout on LDO thermal performance application note](#), thermal dissipation can be improved in the JEDEC high-K layout by adding top layer copper and increasing the number of thermal vias. If a good thermal layout is used, the allowable thermal dissipation can be improved by up to 50%.

$$T_A + R_{\theta JA} \times P_D \leq 150^\circ\text{C} \quad (8)$$




图 8-6. TPS7B86-Q1 Allowable Power Dissipation

8.1.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The [Thermal Information](#) table lists the primary thermal metrics, which are the junction-to-top characterization parameter (Ψ_{JT}) and junction-to-board characterization parameter (Ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (Ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (Ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_J = T_T + \Psi_{JT} \times P_D \quad (9)$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_J = T_B + \Psi_{JB} \times P_D \quad (10)$$

where

- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

8.1.8 Power-Good

8.1.8.1 Setting the Adjustable Power-Good Delay

The power-good delay time can be set in two ways: either by floating the DELAY pin or by connecting a capacitor from this pin to GND. When the DELAY pin is floating, the time defaults to $t_{(DLY_FIX)}$. The delay time is set by the following equation if a capacitor is connected between the DELAY pin and GND.

$$t = t_{(DLY_FIX)} + C_{DELAY} \left(\frac{V_{DLY(TH)}}{I_{DLY(CHARGE)}} \right) \quad (11)$$

8.2 Typical Application

图 8-7 shows a typical application circuit for the TPS7B86-Q1. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R.




图 8-7. Typical Application Schematic for the TPS7B86-Q1

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as the input parameters.

表 8-1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	6 V to 40 V
Output voltage	5 V
Output current	350 mA
Output capacitor	10 μ F

8.2.2 Detailed Design Procedure

8.2.2.1 Input Capacitor

The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommended value for the decoupling capacitor is 1 μ F. The voltage rating must be greater than the maximum input voltage.

8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. The capacitor value must be between 2.2 μ F and 200 μ F and the ESR range must be between 1 m Ω and 2 Ω . For this design, a low ESR, 10- μ F ceramic capacitor was used to improve transient performance.

8.2.3 Application Curves




图 8-8. Power-Up Waveform With EN




图 8-9. PSRR




图 8-10. Transient Response

8.3 Power Supply Recommendations

This device is designed for operation from an input voltage supply with a range between 3 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B86-Q1, add an electrolytic capacitor with a value of 22 μ F and a ceramic bypass capacitor at the input.

8.4 Layout

8.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close as possible to each other, connected by a wide, component-side, copper surface. The use of vias and long traces to the input and output capacitors is strongly discouraged and negatively affects system performance. TI also recommends a ground reference plane either embedded in the PCB or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similarly to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

8.4.1.1 Package Mounting

Solder pad footprint recommendations for the TPS7B86-Q1 are available at the end of this document and at www.ti.com.

8.4.1.2 Board Layout Recommendations to Improve PSRR and Noise Performance

As depicted in [图 8-11](#) and [图 8-12](#), place the input and output capacitors close to the device for the layout of the TPS7B86-Q1. In order to enhance the thermal performance, place as many vias as possible around the device. These vias improve the heat transfer between the different GND planes in the PCB.

To improve AC performance such as PSRR, output noise, and transient response, use a board design with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must connect directly to the GND pin of the device.

Minimize equivalent series inductance (ESL) and ESR in order to maximize performance and ensure stability. Place each capacitor as close as possible to the device and on the same side of the PCB as the regulator.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. Do not use vias or long traces to connect the capacitors because they may negatively affect system performance and even cause instability.

If possible, and to ensure the maximum performance specified in this document, use the same layout pattern used for the TPS7B86-Q1 evaluation board, available at www.ti.com.

8.4.2 Layout Examples




图 8-11. DDA Package Adjustable Output




图 8-12. KVV Package Fixed Outupt

9 Device and Documentation Support

9.1 Device Support

9.1.1 Device Nomenclature

表 9-1. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}
TPS7B86xxzQyyyRQ1	xx is the nominal output voltage (for example, 33 = 3.3 V; 50 = 5.0 V; 01 = adjustable). z indicates the version of the device. No letter here indicates a device without power-good. B indicates a device with power-good. D also indicates a device with power-good and is only a pinout variant of the B version. yyy is the package designator. Q indicates that this device is a grade-1 device in accordance with the AEC-Q100 standard. Q1 indicates that this device is an automotive grade (AEC-Q100) device.

(1) For the most current package and ordering information see the *Package Option Addendum* at the end of this document, or visit the device product folder on www.ti.com.

9.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 支持论坛 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS7B8601BQDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	B8601B PHNX
TPS7B8601BQDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B8601B PHNX
TPS7B8601DQDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	B8601D PHNX
TPS7B8601DQDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B8601D PHNX
TPS7B8601QDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	7B8601
TPS7B8601QDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	7B8601
TPS7B8601QKVURQ1	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8601
TPS7B8601QKVURQ1.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8601
TPS7B8633BQDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	B8633B PHNX
TPS7B8633BQDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B8633B PHNX
TPS7B8633DQDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	B8633D PHNX
TPS7B8633DQDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B8633D PHNX
TPS7B8633QDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	7B8633
TPS7B8633QDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	7B8633
TPS7B8633QKVURQ1	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8633
TPS7B8633QKVURQ1.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8633
TPS7B8633QKVURQ1R2	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8633
TPS7B8633QKVURQ1R2.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8633
TPS7B8650BQDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	B8650B PHNX

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS7B8650BQDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B8650B PHNX
TPS7B8650DQDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	B8650D PHNX
TPS7B8650DQDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	B8650D PHNX
TPS7B8650QDDARQ1	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	7B8650
TPS7B8650QDDARQ1.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	7B8650
TPS7B8650QKVURQ1	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8650
TPS7B8650QKVURQ1.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8650
TPS7B8650QKVURQ1R2	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8650
TPS7B8650QKVURQ1R2.A	Active	Production	TO-252 (KVU) 5	2500 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 150	7B8650

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B8601BQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8601DQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8601QDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8601QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q3
TPS7B8633BQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8633DQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8633QDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8633QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q3
TPS7B8633QKVURQ1R2	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7B8650BQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B8650DQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8650QDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS7B8650QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q3
TPS7B8650QKVURQ1R2	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B8601BQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8601DQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8601QDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8601QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7B8633BQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8633DQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8633QDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8633QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7B8633QKVURQ1R2	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7B8650BQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8650DQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8650QDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
TPS7B8650QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0
TPS7B8650QKVURQ1R2	TO-252	KVU	5	2500	340.0	340.0	38.0




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA0008B

PACKAGE OUTLINE

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



4214849/A 08/2016

NOTES:


PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.


DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/A 08/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87


4214849/A 08/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE




- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

KVU (R-PSFM-G5)


PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. The center lead is in electrical contact with the exposed thermal tab.
 - D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
 - E. Falls within JEDEC TO-252 variation AD.

KVU (R-PSFM-G5)

PLASTIC FLANGE MOUNT PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司