



TPS7A8101 低噪声、高带宽、 高 PSRR、低压降 1A 线性稳压器

1 特性

- 具有使能功能的低压降 1A 稳压器
- 可调节输出电压: 0.8V 至 6V
- 宽带宽高 PSRR:
 - 1kHz 时为 80dB
 - 100kHz 时为 60dB
 - 1MHz 时为 54dB
- 低噪声: 23.5 μ V_{RMS}典型值 (100Hz 至 100kHz)
- 与一个 4.7 μ F 电容搭配工作时保持稳定
- 出色的负载和线路瞬态响应
- 总体精度 3% (在负载、线路、温度范围内)
- 过流和过热保护
- 极低压降: 1A 时的典型值为 170mV
- 封装方式: 3mm x 3mm 小外形尺寸无引线 (SON)-8

2 应用范围

- 电信基础设施
- 音频
- 高速接口 (I/F) (锁相环 (PLL) 和压控振荡器 (VCO))

3 说明

TPS7A8101是一款低压差线性稳压器(LDO)，此稳压器可在噪音情况下可提供出色的性能以及输出端的电源抑制比(PSRR)。这个LDO使用一个先进的双极CMOS (BiCMOS)工艺和一个功率场效应晶体管(PMOSFET)无源器件来实现极低噪音，优良的瞬态响应，和出色的PSRR性能。

TPS7A8101 器件与 4.7 μ F 陶瓷输出电容搭配工作时可保持稳定，并且使用了一个精密电压基准和反馈环路，从而在所有负载、线路、过程和温度变化范围内至少实现 3% 的精度。


该器件的额定温度范围为 $T_J = -40^{\circ}\text{C}$ 至 125°C ，采用带有散热焊盘的 3mm $\times$ 3mm、小外形尺寸无引线 (SON)-8 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS7A8101	SON (8)	3.00mm x 3.00mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

典型应用电路



目录

1	特性	1	8	Application and Implementation	13
2	应用范围	1	8.1	Application Information	13
3	说明	1	8.2	Typical Application	13
4	修订历史记录	2	9	Power Supply Recommendations	15
5	Pin Configuration and Functions	3	10	Layout	16
6	Specifications	4	10.1	Layout Guidelines	16
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	16
6.2	ESD Ratings	4	10.3	Thermal Protection	16
6.3	Recommended Operating Conditions	4	10.4	Power Dissipation	17
6.4	Thermal Information	4	10.5	Estimating Junction Temperature	17
6.5	Electrical Characteristics	5	11	器件和文档支持	19
6.6	Typical Characteristics	6	11.1	器件支持	19
7	Detailed Description	11	11.2	文档支持	19
7.1	Overview	11	11.3	社区资源	19
7.2	Functional Block Diagram	11	11.4	商标	19
7.3	Feature Description	11	11.5	静电放电警告	19
7.4	Device Functional Modes	12	11.6	Glossary	19
			12	机械、封装和可订购信息	19


4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision A (April 2012) to Revision B	Page
• 已添加 ESD 额定值表，特性 描述 部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分	1
Changes from Original (December 2011) to Revision A	Page
• Added new footnote 2 to Thermal Information table, changed footnote 3	4

5 Pin Configuration and Functions

DRB PACKAGE
8-Pin SON With Exposed Thermal Pad
Top View



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	5	I	Driving this pin high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to the Shutdown section for more details. EN must not be left floating and can be connected to IN if not used.
FB	3	I	This pin is the input to the control-loop error amplifier and is used to set the output voltage of the device.
GND	4, pad	—	Ground
IN	7	I	Unregulated input supply
	8		
NR	6	—	Connect an external capacitor between this pin and ground to reduce output noise to very low levels. The capacitor also slows down the V_{OUT} ramp (RC softstart).
OUT	1	O	Regulator output. A 4.7- μ F or larger capacitor of any type is required for stability.
	2		

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted).⁽¹⁾

		MIN	MAX	UNIT
Voltage	IN	−0.3	7	V
	FB, NR	−0.3	3.6	
	EN	−0.3	$V_{IN} + 0.3^{(2)}$	
	OUT	−0.3	7	
Current	OUT	Internally Limited		A
Temperature	Operating virtual junction, T_J	−55	150	°C
	Storage, T_{stg}	−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) V_{EN} absolute maximum rating is $V_{IN} + 0.3$ V or +7 V, whichever is smaller.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_I	Input voltage	2.2	6.5	V
I_O	Output current	0	1	A
T_A	Operating free air temperature	−40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS7A8101	UNIT
		DRV (SON)	
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	53.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	23.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	23.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{IN} = V_{OUT(TYP)} + 0.5\text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 1\text{ mA}$, $V_{EN} = 2.2\text{ V}$, $C_{OUT} = 4.7\text{ }\mu\text{F}$, $C_{NR} = 0.01\text{ }\mu\text{F}$, and $C_{BYPASS} = 0\text{ }\mu\text{F}$, unless otherwise noted. TPS7A8101 is tested at $V_{OUT} = 0.8\text{ V}$ and $V_{OUT} = 6\text{ V}$. Typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range ⁽¹⁾		2.2		6.5	V
V_{NR}	Internal reference		0.79	0.8	0.81	V
V_{OUT}	Output voltage range		0.8		6	V
	Output accuracy ⁽²⁾	$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 6\text{ V}$, $V_{IN} \geq 2.5\text{ V}$, $100\text{ mA} \leq I_{OUT} \leq 500\text{ mA}$, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$	-2%		2%	
		$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, $V_{IN} \geq 2.2\text{ V}$, $100\text{ mA} \leq I_{OUT} \leq 1\text{ A}$	-3%	$\pm 0.3\%$	3%	
$\Delta V_{O(\Delta VI)}$	Line regulation	$V_{OUT(NOM)} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, $V_{IN} \geq 2.2\text{ V}$, $I_{OUT} = 100\text{ mA}$		150		$\mu\text{V/V}$
$\Delta V_{O(\Delta IL)}$	Load regulation	$100\text{ mA} \leq I_{OUT} \leq 1\text{ A}$		2		$\mu\text{V/mA}$
V_{DO}	Dropout voltage ⁽³⁾	$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, $V_{IN} \geq 2.2\text{ V}$, $I_{OUT} = 500\text{ mA}$, $V_{FB} = \text{GND}$ or $V_{SNS} = \text{GND}$			250	mV
		$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, $V_{IN} \geq 2.5\text{ V}$, $I_{OUT} = 750\text{ mA}$, $V_{FB} = \text{GND}$ or $V_{SNS} = \text{GND}$			350	
		$V_{OUT} + 0.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, $V_{IN} \geq 2.5\text{ V}$, $I_{OUT} = 1\text{ A}$, $V_{FB} = \text{GND}$ or $V_{SNS} = \text{GND}$			500	
I_{LIM}	Output current limit	$V_{OUT} = 0.85 \times V_{OUT(NOM)}$, $V_{IN} \geq 3.3\text{ V}$	1100	1400	2000	mA
I_{GND}	Ground pin current	$I_{OUT} = 1\text{ mA}$		60	100	μA
		$I_{OUT} = 1\text{ A}$			350	
I_{SHDN}	Shutdown current (I_{GND})	$V_{EN} \leq 0.4\text{ V}$, $V_{IN} \geq 2.2\text{ V}$, $R_L = 1\text{ k}\Omega$, $0^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$		0.2	2	μA
I_{FB}	Feedback pin current	$V_{IN} = 6.5\text{ V}$, $V_{FB} = 0.8\text{ V}$		0.02	1	μA
PSRR	Power-supply rejection ratio	$V_{IN} = 4.3\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 750\text{ mA}$	$f = 100\text{ Hz}$	80		dB
			$f = 1\text{ kHz}$	82		
			$f = 10\text{ kHz}$	78		
			$f = 100\text{ kHz}$	60		
			$f = 1\text{ MHz}$	54		
V_n	Output noise voltage	$\text{BW} = 100\text{ Hz to } 100\text{ kHz}$, $V_{IN} = 3.8\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 100\text{ mA}$, $C_{NR} = C_{BYPASS} = 470\text{ nF}$		23.5		μV_{RMS}
$V_{EN(HI)}$	Enable high (enabled)	$2.2\text{ V} \leq V_{IN} \leq 3.6\text{ V}$, $R_L = 1\text{ k}\Omega$	1.2			V
		$3.6\text{ V} < V_{IN} \leq 6.5\text{ V}$, $R_L = 1\text{ k}\Omega$	1.35			
$V_{EN(LO)}$	Enable low (shutdown)	$R_L = 1\text{ k}\Omega$	0		0.4	V
$I_{EN(HI)}$	Enable pin current, enabled	$V_{IN} = V_{EN} = 6.5\text{ V}$		0.02	1	μA
t_{STR}	Start-up time	$V_{OUT(NOM)} = 3.3\text{ V}$, $V_{OUT} = 0\%$ to $90\% V_{OUT(NOM)}$, $R_L = 3.3\text{ k}\Omega$, $C_{OUT} = 10\text{ }\mu\text{F}$, $C_{NR} = 470\text{ nF}$		80		ms
UVLO	Undervoltage lockout	V_{IN} rising, $R_L = 1\text{ k}\Omega$	1.86	2	2.10	V
	Hysteresis	V_{IN} falling, $R_L = 1\text{ k}\Omega$		75		mV
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing		160		$^{\circ}\text{C}$
		Reset, temperature decreasing		140		$^{\circ}\text{C}$
T_J	Operating junction temperature		-40		125	$^{\circ}\text{C}$

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.2 V , whichever is greater.

(2) The TPS7A8101 does not include external resistor tolerances and it is not tested at this condition: $V_{OUT} = 0.8\text{ V}$, $4.5\text{ V} \leq V_{IN} \leq 6.5\text{ V}$, and $750\text{ mA} \leq I_{OUT} \leq 1\text{ A}$ because the power dissipation is greater than the maximum rating of the package.

(3) V_{DO} is not measured for fixed output voltage devices with $V_{OUT} < 1.7\text{ V}$ because minimum $V_{IN} = 2.2\text{ V}$.

6.6 Typical Characteristics

At $V_{\text{Onom}} = 3.3 \text{ V}$, $V_{\text{I}} = V_{\text{Onom}} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{\text{O}} = 100 \text{ mA}$, $V_{\text{EN}} = V_{\text{I}}$, $C_{\text{(IN)}} = 1 \mu\text{F}$, $C_{\text{(OUT)}} = 4.7 \mu\text{F}$, and $C_{\text{(NR)}} = 0.01 \mu\text{F}$; all temperature values refer to T_{J} , unless otherwise noted.




Figure 1. Load Regulation




Figure 2. Load Regulation Under Light Loads




Figure 3. Line Regulation




Figure 4. Line Regulation Under Light Loads




Figure 5. Dropout Voltage vs Input Voltage




Figure 6. Dropout Voltage vs Input Voltage

Typical Characteristics (continued)

At $V_{ONOM} = 3.3\text{ V}$, $V_I = V_{ONOM} + 0.5\text{ V}$ or 2.2 V (whichever is greater), $I_O = 100\text{ mA}$, $V_{(EN)} = V_I$, $C_{(IN)} = 1\text{ }\mu\text{F}$, $C_{(OUT)} = 4.7\text{ }\mu\text{F}$, and $C_{(NR)} = 0.01\text{ }\mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.




Figure 7. Dropout Voltage vs Input Voltage




Figure 8. Dropout Voltage vs Load Current




Figure 9. Dropout Voltage vs Temperature




Figure 10. Ground Pin Current vs Input Voltage




Figure 11. Ground Pin Current vs Load Current










Figure 12. Shutdown Current vs Temperature

Typical Characteristics (continued)

At $V_{ONOM} = 3.3\text{ V}$, $V_I = V_{ONOM} + 0.5\text{ V}$ or 2.2 V (whichever is greater), $I_O = 100\text{ mA}$, $V_{(EN)} = V_I$, $C_{(IN)} = 1\text{ }\mu\text{F}$, $C_{(OUT)} = 4.7\text{ }\mu\text{F}$, and $C_{(NR)} = 0.01\text{ }\mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.


Figure 13. Current Limit vs Temperature

Figure 14. PSRR vs Frequency

Figure 15. PSRR vs Frequency

Figure 16. PSRR vs Frequency

Figure 17. PSRR vs Frequency

Figure 18. PSRR vs Frequency

Typical Characteristics (continued)

At $V_{\text{Onom}} = 3.3 \text{ V}$, $V_I = V_{\text{Onom}} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_O = 100 \text{ mA}$, $V_{\text{EN}} = V_I$, $C_{\text{IN}} = 1 \mu\text{F}$, $C_{\text{OUT}} = 4.7 \mu\text{F}$, and $C_{\text{NR}} = 0.01 \mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.




Figure 19. PSRR vs Dropout Voltage







Figure 20. PSRR vs Dropout Voltage




**Figure 21. Output Spectral Noise Density vs Frequency
(RMS noise (100 Hz to 100 kHz))**



**Figure 22. Output Spectral Noise Density vs Frequency
(RMS noise (100 Hz to 100 kHz))**



**Figure 23. Output Spectral Noise Density vs Frequency
(RMS noise (100 Hz to 100 kHz))**



**Figure 24. Output Spectral Noise Density vs Frequency
(RMS noise (100 Hz to 100 kHz))**

Typical Characteristics (continued)

At $V_{\text{Onom}} = 3.3 \text{ V}$, $V_I = V_{\text{Onom}} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_O = 100 \text{ mA}$, $V_{\text{EN}} = V_I$, $C_{\text{IN}} = 1 \mu\text{F}$, $C_{\text{OUT}} = 4.7 \mu\text{F}$, and $C_{\text{NR}} = 0.01 \mu\text{F}$; all temperature values refer to T_J , unless otherwise noted.




Figure 25. Start-up Time vs Noise Reduction Capacitance




Figure 26. Line Transient Response




Figure 27. Load Transient Response





Figure 28. Enable Pulse Response, see (1) in Figure 29



(1) The internal reference requires approximately 80 ms of rampup time (see [Start-Up](#)) from the enable event; therefore, V_O fully reaches the target output voltage of 3.3 V in 80 ms from start-up.

Figure 29. Power-Up and Power-Down Response

7 Detailed Description

7.1 Overview

The TPS7A8101 device belongs to a family of new-generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) even with very low headroom ($V_I - V_O$). A noise-reduction capacitor ($C_{(NR)}$) at the NR pin and a bypass capacitor ($C_{(BYPASS)}$) decrease noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges the noise-reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from -40°C to 125°C .

7.2 Functional Block Diagram




Figure 30. Functional Block Diagram

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS7A8101 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS7A8101 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

Feature Description (continued)

7.3.3 Start-Up

Through a lower resistance, the bandgap reference can quickly charge the noise reduction capacitor (C_{NR}). The TPS7A8101 has a *quick-start* circuit to quickly charge C_{NR} , if present; see the . At start-up, this quick-start switch is closed, with only 33 k Ω of resistance between the bandgap reference and the NR pin. The quick-start switch opens approximately 100 ms after any device enabling event, and the resistance between the bandgap reference and the NR pin becomes higher in value (approximately 250 k Ω) to form a very good low-pass (RC) filter. This low-pass filter achieves very good noise reduction for the reference voltage.

Inrush current can be a problem in many applications. The 33-k Ω resistance during the start-up period is intentionally put there to slow down the reference voltage ramp up, thus reducing the inrush current. For example, the capacitance of connecting the recommended C_{NR} value of 0.47 μ F along with the 33-k Ω resistance causes approximately 80-ms RC delay. Start-up time with the other C_{NR} values can be calculated as:

$$t_{STR} (s) = 170,000 \times C_{NR} (F) \quad (1)$$

Although the noise reduction effect is nearly saturated at 0.47 μ F, connecting a C_{NR} value greater than 0.47 μ F can help reduce noise slightly more; however, start-up time will be extremely long because the quick-start switch opens after approximately 100 ms. That is, if C_{NR} is not fully charged during this 100-ms period, C_{NR} finishes charging through a higher resistance of 250 k Ω , and takes much longer to fully charge.

A low leakage C_{NR} should be used; most ceramic capacitors are suitable.

7.3.4 Undervoltage Lock-Out (UVLO)

The TPS7A8101 uses an undervoltage lock-out circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a de-glitch feature so that it typically ignores undershoot transients on the input if they are less than 50- μ s duration.

7.4 Device Functional Modes

Driving the EN pin over 1.2 V for V_I from 2.2 V to 3.6 V or 1.35 V for V_I from 3.6 V to 6.5 V turns on the regulator. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode.

In shutdown, the current consumption of the device is reduced to 0.02 μ A typically.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A8101 belongs to a family of new generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) at very low headroom ($V_{IN} - V_{OUT}$). A noise reduction capacitor (C_{NR}) at the NR pin and a bypass capacitor (C_{BYPASS}) bypass noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges the noise reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from -40°C to 125°C .

8.1.1 Recommended Component Values

Table 1. Recommended Capacitor Values

SYMBOL	NAME	VALUE
C_{IN}	Input capacitor	10 μF
C_{OUT}	Output capacitor	10 μF
C_{NR}	Noise reduction capacitor between NR and GND	470 nF
C_{BYPASS}	Noise reduction capacitor across R_1	470 nF

Table 2. Recommended Feedback Resistor Values for Common Output Voltages

V_{OUT}	R_1	R_2
0.8 V	0 Ω (Short)	10 k Ω
1 V	2.49 k Ω	10 k Ω
1.2 V	4.99 k Ω	10 k Ω
1.5 V	8.87 k Ω	10 k Ω
1.8 V	12.5 k Ω	10 k Ω
2.5 V	21 k Ω	10 k Ω
3.3 V	30.9 k Ω	10 k Ω
5 V	52.3 k Ω	10 k Ω

8.2 Typical Application

Figure 31 illustrates the connections for the device.




Figure 31. Typical Application Circuit

Typical Application (continued)

8.2.1 Design Requirements

8.2.1.1 Dropout Voltage

The TPS7A8101 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device in dropout behaves the same way as a resistor.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in [Figure 19](#) and [Figure 20](#) in the [Typical Characteristics](#) section.

8.2.1.2 Minimum Load

The TPS7A8101 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS7A8101 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

8.2.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- μ F to 1- μ F low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1- μ F input capacitor may be necessary to ensure stability.

The TPS7A8101 is designed to be stable with standard ceramic capacitors of capacitance values 4.7 μ F or larger. This device is evaluated using a 10- μ F ceramic capacitor of 10-V rating, 10% tolerance, X5R type, and 0805 size (2 mm $\times$ 1.25 mm).

X5R- and X7R-type capacitors are highly recommended because they have minimal variation in value and ESR over temperature. Maximum ESR should be less than 1 Ω .

8.2.2 Detailed Design Procedure

The voltage on the FB pin sets the output voltage and is determined by the values of R_1 and R_2 . The values of R_1 and R_2 can be calculated for any voltage using the formula given in [Equation 2](#):

$$V_{OUT} = \frac{(R_1 + R_2)}{R_2} \times 0.800 \quad (2)$$

[Table 2](#) shows sample resistor values for common output voltages. In [Table 2](#), E96 series resistors are used, and all values meet 1% of the target V_{OUT} , assuming resistors with zero error. For the actual design, pay attention to any resistor error factors. Using lower values for R_1 and R_2 reduces the noise injected from the FB pin.

8.2.2.1 Output Noise

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor (C_{NR}) is used with the TPS7A8101, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. If a bypass capacitor (C_{BYPASS}) across the high-side feedback resistor (R_1) is used with the TPS7A8101 in addition to C_{NR} , noise from these other sources can also be significantly reduced.

To maximize noise performance in a given application, use a 0.47- μ F noise-reduction capacitor plus a 0.47- μ F bypass capacitor.

Typical Application (continued)

8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases duration of the transient response. Line transient performance can be improved by using a larger noise reduction capacitor (C_{NR}) and/or bypass capacitor (C_{BYPASS}).

8.2.3 Application Curve




Figure 32. Enable Pulse Response

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.2 V to 6.5 V. The input voltage range should provide adequate headroom for the device to have a regulated output. This input supply should be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

10.2 Layout Example




Figure 33. TPS7A8101 Layout Example

10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A8101 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A8101 into thermal shutdown degrades device reliability.

10.4 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 3:


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (3)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the printed-circuit-board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 4:

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (4)$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 34.



Note: θ_{JA} value at board size of 9 in² (that is, 3 in × 3 in) is a JEDEC standard.

Figure 34. θ_{JA} vs Board Size

Figure 34 shows the variation of θ_{JA} as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE

When the device is mounted on an application PCB, it is strongly recommended to use Ψ_{JT} and Ψ_{JB} , as explained in the [Estimating Junction Temperature](#) section.

10.5 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the [Thermal Information](#) table, the junction temperature can be estimated with corresponding formulas (given in Equation 5). For backwards compatibility, an older $\theta_{JC, Top}$ parameter is listed as well.

$$\begin{aligned} \Psi_{JT}: \quad T_J &= T_T + \Psi_{JT} \cdot P_D \\ \Psi_{JB}: \quad T_J &= T_B + \Psi_{JB} \cdot P_D \end{aligned} \quad (5)$$

Estimating Junction Temperature (continued)

Where P_D is the power dissipation shown by Equation 4, T_T is the temperature at the center-top of the IC package, and T_B is the PCB temperature measured 1 mm away from the IC package on the PCB surface (as Figure 35 shows).




Figure 35. Measuring Points for T_T and T_B

NOTE

Both T_T and T_B can be measured on actual application boards using an infrared thermometer.

For more information about measuring T_T and T_B , see the application note [SBVA025](#), *Using New Thermal Metrics*, available for download at www.ti.com.

By looking at Figure 36, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with Equation 5 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.




Figure 36. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, refer to application report [SBVA025](#), *Using New Thermal Metrics*, available for download at www.ti.com. For further information, refer to application report [SPRA953](#), *IC Package Thermal Metrics*, also available on the TI website.

11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

产品	V _{OUT}
TPS7A8101yyyz	YYY 为封装标识符。 Z 为封装数量。

11.2 文档支持

11.2.1 相关文档

相关文档如下：

- 《LDO 噪声详细检查》，[SLYT489](#)
- 《LDO 在接近压降电压时的性能》，[SBVA029](#)
- *TPS7A8101EVM* 评估模块，[SLVU600](#)
- LDO 的宽带宽 *PSRR* 作者 Nogawa 和 Van Renterghem *Bodo's Power Systems*®：运动和转换中的电子元器件，2011 年 3 月

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

E2E is a trademark of Texas Instruments.
Bodo's Power Systems is a registered trademark of Arlt Bodo.
All other trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS7A8101DRBR	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAU
TPS7A8101DRBR.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAU
TPS7A8101DRBRG4.A	Active	Production	SON (DRB) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAU
TPS7A8101DRBT	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAU
TPS7A8101DRBT.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAU

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A8101 :

- Automotive : [TPS7A8101-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A8101DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A8101DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A8101DRBR	SON	DRB	8	3000	346.0	346.0	33.0
TPS7A8101DRBT	SON	DRB	8	250	182.0	182.0	20.0

DRB 8

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L



VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218875/A 01/2018


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218875/A 01/2018

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008A

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
84% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218875/A 01/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司