



## 目录


<b>1</b>	<b>特性</b> .....	<b>1</b>	7.4	Device Functional Modes.....	<b>14</b>
<b>2</b>	<b>应用</b> .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>15</b>
<b>3</b>	<b>说明</b> .....	<b>1</b>	8.1	Application Information.....	<b>15</b>
<b>4</b>	<b>修订历史记录</b> .....	<b>2</b>	8.2	Typical Application .....	<b>23</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>29</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	<b>10</b>	<b>Layout</b> .....	<b>29</b>
6.1	Absolute Maximum Ratings .....	<b>4</b>	10.1	Layout Guidelines .....	<b>29</b>
6.2	ESD Ratings.....	<b>4</b>	10.2	Layout Example .....	<b>29</b>
6.3	Recommended Operating Conditions.....	<b>5</b>	<b>11</b>	<b>器件和文档支持</b> .....	<b>30</b>
6.4	Thermal Information .....	<b>5</b>	11.1	器件支持 .....	<b>30</b>
6.5	Electrical Characteristics.....	<b>6</b>	11.2	文档支持 .....	<b>30</b>
6.6	Timing Requirements .....	<b>6</b>	11.3	接收文档更新通知 .....	<b>30</b>
6.7	Typical Characteristics .....	<b>7</b>	11.4	社区资源 .....	<b>30</b>
<b>7</b>	<b>Detailed Description</b> .....	<b>10</b>	11.5	商标 .....	<b>30</b>
7.1	Overview .....	<b>10</b>	11.6	静电放电警告 .....	<b>30</b>
7.2	Functional Block Diagram .....	<b>10</b>	11.7	Glossary .....	<b>31</b>
7.3	Feature Description .....	<b>11</b>	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>31</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (March 2019) to Revision A	Page
• 已更改 将器件状态从 APL 更改为生产数据 .....	<b>1</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	SC1–	—	Negative terminal of the switched-capacitor, voltage-reduction stage pin. Connect a minimum 1- $\mu$ F, X5R (or better) dielectric, 16-V-rated capacitor between this pin and the SC1+ pin. Place the capacitor as close to the device as possible; see the <a href="#">Recommended Operating Conditions</a> table for details.
2	SC1+	—	Positive terminal of the switched-capacitor, voltage-reduction stage pin. Connect a minimum 1- $\mu$ F, X5R (or better) dielectric, 16-V-rated capacitor between this pin and the SC1– pin. Place the capacitor as close to the device as possible; see the <a href="#">Recommended Operating Conditions</a> table for details.
3	SCIN	—	Rectified DC-voltage pin. Place the capacitor as close to the device as possible; see the <a href="#">Device Functional Modes</a> section for the dual-input power-supply capability and the <a href="#">Calculating the Bulk Capacitor</a> section for the proper capacitor calculation.
4	PFD	Input	Power-failure detect pin. An analog voltage input compares the reference voltage to a resistor-divided $V_{SCIN}$ voltage to detect a $V_{AC}$ power-failure; see the <a href="#">Recommended Operating Conditions</a> table and the <a href="#">Calculating the PFD Pin Resistor Dividers for Power-Fail Detection</a> section for details.
5	AC+	Power	AC-supply line or neutral input to the device after the capacitive-drop (cap-drop) capacitor and surge resistor. Either this pin or the AC– pin must have the cap-drop capacitor and surge resistor in series with the line. See the <a href="#">Full-Bridge (FB) and Half-Bridge (HB) Configurations</a> section for details.
6	GND	Ground	Ground pin. All device ground pins must be referenced to the same ground. Connect this pin to the thermal pad at the bottom of the device; see the <a href="#">Layout</a> section for details.
7	AC–	Power	AC-supply line or neutral input to the device pin after the cap-drop capacitor and surge resistor. Either this pin or the AC+ pin must have the cap-drop capacitor and surge resistor in series with the line. See the <a href="#">Full-Bridge (FB) and Half-Bridge (HB) Configurations</a> section for details.
8	LDO_OUT	Output	Regulated DC output pin. Connect a minimum 0.68- $\mu$ F, X5R (or better) dielectric capacitor between this pin and the device GND pins. Place the capacitor as close to the device as possible; see the <a href="#">Recommended Operating Conditions</a> table for the maximum capacitor value.
9	LDO_IN	—	Charge-pump output pin. Connect a minimum 0.68- $\mu$ F, X5R (or better) dielectric capacitor between this pin and the device GND pins. This pin is internally driven and must not be driven externally. For optimal performance, connect a capacitor that is 10x the value of $C_{LDO\_OUT}$ placed as close to the device as possible. See the <a href="#">Recommended Operating Conditions</a> table for the maximum capacitor value.
10	PF	Output	Power-fail indicator pin. An open-drain indicator signal indicates if the $V_{AC}$ supply has failed. Pullup this pin through an external resistor to $V_{LDO\_IN}$ or to a DC-rail that shares the same GND as the device. The PF pin goes low when $V_{PFD}$ is less than the $V_{IT(PFD,FALLING)}$ threshold, as specified in the <a href="#">Electrical Characteristics</a> table. See the <a href="#">Recommended Operating Conditions</a> table for proper selection of the pullup resistor.

### Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NO.	NAME		
11	PG	Output	Power-good indication pin. An open-drain indicator signal indicates if the $V_{LDO\_OUT}$ surpassed the $V_{IT(PG,RISING)}$ threshold, as specified in the <a href="#">Electrical Characteristics</a> table. Pullup this pin through an external resistor to $V_{LDO\_OUT}$ or to a DC rail that shares the same GND as the device. See the <a href="#">Recommended Operating Conditions</a> table for proper selection of the pullup resistor.
12	GND	Ground	Ground pin. All device ground pins must be referenced to the same ground. Connect this pin to the thermal pad at the bottom of the device; see the <a href="#">Layout</a> section for details.
13	SC2+	—	Positive terminal of the switched-capacitor, voltage-reduction stage pin. Connect a minimum 1- $\mu$ F, X5R (or a better) dielectric, 10-V-rated capacitor between this pin and the SC2– pin. Place the capacitor as close to the device as possible; see the <a href="#">Recommended Operating Conditions</a> table for details.
14	SC2–	—	Negative terminal of the switched-capacitor, voltage-reduction stage pin. Connect a minimum 1- $\mu$ F, X5R (or a better) dielectric, 10-V-rated capacitor between this pin and the SC2+ pin. Place the capacitor as close to the device as possible; see the <a href="#">Recommended Operating Conditions</a> table for details.
Thermal pad		—	Exposed pad of the package. Connect this pad to device ground pins. Connect the thermal pad to a large-area ground plane for best thermal performance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Voltage	AC+, AC– (V <sub>AC</sub> supply mode only)	–1.5	30	V
	SCIN (V <sub>AC</sub> supply mode only, internally driven)	–1.5	30	
	SCIN (DC supply mode only, voltage directly applied on SCIN pin)	– 0.3	24	
	LDO_OUT	– 0.3	5.5	
	PF, PG	– 0.3	6	
	PFD	–0.3	3	
	Current	LDO_OUT pin reverse current <sup>(3)</sup>		
Maximum output		Internally limited		
I <sub>PF</sub> , I <sub>PG</sub>		5		
Temperature	Storage, T <sub>STG</sub>	– 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the device GND pins (not Earth GND); see the [Full Bridge \(FB\) and Half Bridge \(HB\) Configurations](#) section for details.
- (3) Exceeding the maximum reverse current into the LDO\_OUT pin can cause damage to the device; see the [Reverse Current](#) section for details.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	NOM	MAX	UNIT
V <sub>AC</sub> <sup>(2)</sup>	Connected via C <sub>S</sub> <sup>(3)</sup> and R <sub>S</sub> <sup>(3)(4)</sup> on either AC+ or AC–	18 <sup>(5)</sup>			V <sub>RMS</sub>
f <sub>AC</sub>	Line frequency		50	20,000	Hz
I <sub>SURGE</sub>	Peak transient current into or out of either the AC+ or AC– pins (during hot plug for ≤ 100 μs)			2.5	A
I <sub>SHUNT</sub>	AC current during shunt event on either AC+ or AC– pins			200	mA <sub>RMS</sub>
V <sub>SCIN</sub>	DC supply mode, voltage applied to the SCIN pin for devices with V <sub>LDO_OUT</sub> ≤ 3.4 V	17 <sup>(6)</sup>		23	V
C <sub>SCIN</sub>	Bulk capacitor for V <sub>AC</sub> supply mode	22			μF
C <sub>SCIN</sub>	Bulk capacitor for DC-supply mode	1.0			
C <sub>SC1</sub>	Switched-capacitor stage 1	1		4.7 <sup>(7)</sup>	μF
C <sub>SC2</sub>	Switched-capacitor stage 2	1		4.7 <sup>(7)</sup>	μF
C <sub>LDO_IN</sub>	LDO_IN capacitor	0.68	10	1000	μF
C <sub>LDO_OUT</sub>	LDO_OUT capacitor	0.68	1	100	μF
R <sub>1</sub>	PFD top resistor divider	0		200	kΩ
R <sub>3</sub> & R <sub>4</sub>	Power-good and power-fail pullup resistors	10		100	kΩ
I <sub>OUT</sub>	Output current	0		120	mA
T <sub>J</sub>	Operating junction temperature	–40		125	°C

- (1) All voltages are with respect to the device GND pins (not Earth GND); see the [Full Bridge \(FB\) and Half Bridge \(HB\) Configurations](#) section for details.
- (2) Theoretically there is no upper limit to the V<sub>AC</sub> supply voltage because this voltage is dropped across the C<sub>S</sub> capacitor; see the [Calculating the Cap-Drop Capacitor](#) section for details.
- (3) The voltage ratings for the cap-drop capacitor C<sub>S</sub> and the surge resistor R<sub>S</sub> must be able to handle the peak V<sub>AC</sub> supply voltage; see the [Typical Application](#) section for details.
- (4) The surge resistor R<sub>S</sub> is required to limit the inrush current into or out off either AC+ or AC– pins during hot-plug or surge current events; see the [Calculating the Surge Resistor](#) section for details.
- (5) Only available for devices with ≤ 3.3-V output voltage options.
- (6) DC-supply mode is also available for 3.6-V devices but with a minimum required V<sub>SCIN</sub> supply voltage of 18 V.
- (7) A 16 V or higher voltage rating is recommended for the C<sub>SC1</sub> capacitor, and a 10 V or higher voltage rating is recommended for the C<sub>SC2</sub> capacitor.

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)(2)</sup>		TPS7A78	UNIT
		PWP (TSSOP)	
		14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	48.0	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	44.0	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	24.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.6	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	24.1	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Thermal metrics were modeled on a JEDEC Hi-K board in order to provide a standardized layout and measurement technique for comparison purposes. The [An empirical analysis of the impact of board layout on LDO thermal performance](#) application report goes into detail on how board layout impacts the thermal performance of linear regulators.

## 6.5 Electrical Characteristics

$V_{SCIN}^{(1)} = 4 (V_{LDO\_OUT(nom)} + 0.6 V) + 1 V$  or 17 V (whichever is greater),  $C_{SCIN} = 10 \mu F$ ,  $C_{S1} = 1.0 \mu F$ ,  $C_{S2} = 2.2 \mu F$ ,  $C_{LDO\_IN} = 10 \mu F$ ,  $C_{LDO\_OUT} = 1.0 \mu F$ , and  $I_{OUT} = 1 mA$  (unless otherwise noted); typical values are at  $T_J = 25^\circ C^{(2)}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{UVLO\_SCIN}$	UVLO_SCIN threshold rising	$V_{SCIN}$ rising, $V_{LDO\_OUT(nom)} \leq 3.4 V$	17			V
$V_{UVLO\_LDO\_IN}$	UVLO_LDO_IN threshold rising	$V_{SCIN}$ rising	3.9			V
	UVLO_LDO_IN threshold falling	$V_{SCIN}$ falling			3.5	V
$\Delta V_{LDO\_OUT(\Delta I_{OUT})}$	Load regulation	$0 mA \leq I_{OUT} \leq 120 mA$			0.21	mV/mA
$V_{LDO\_OUT}$	Output voltage accuracy	$V_{SCIN}^{(1)(3)} = 4 (V_{LDO\_OUT(nom)} + 0.6 V) + 3 V$ , $0 mA \leq I_{OUT} \leq 120 mA$	-2	1	2	%
$I_{CL}$	Output current limit	$V_{LDO\_OUT} = 0.9 \times V_{LDO\_OUT(nom)}$	145	215	300	mA
$I_{DD\_SCIN}$	SCIN pin quiescent current	$V_{LDO\_OUT(nom)} = 3.3 V$ , $I_{OUT} = 0 mA$ , no $R_3$ , $R_4$		280		$\mu A$
$V_{Ripple}$	Output voltage ripple	$V_{AC} = 120 V$ , 60 Hz, FB, $C_S = 1.0 \mu F$ , $C_{SCIN} = 180 \mu F$ , $V_{LDO\_OUT(nom)} = 5 V$ , $I_{OUT} = 10 mA$ , scope BW = 10 MHz		3		mV
$V_{IT(PFD,RISING)}$	PFD pin rising threshold	$V_{PFD}$ rising, $R_4 = 100 k\Omega$	1.24		1.42	V
$V_{IT(PFD,FALLING)}$	PFD pin falling threshold	$V_{PFD}$ falling, $R_4 = 100 k\Omega$	1.17		1.25	
$V_{HYS(PFD)}$	PFD pin hysteresis			110		mV
$V_{IT(PG,RISING)}$	PG pin rising threshold	$R_3 = 100 k\Omega$ , $V_{SCIN}$ rising	90.16	92	93.84	% $V_{LDO\_OUT}$
$V_{IT(PG,FALLING)}$	PG pin falling threshold	$R_3 = 100 k\Omega$	88.5	90	91.5	
$V_{HYS(PG)}$	PG pin hysteresis			2		
$V_{OL(PF),(PG)}$	PF and PG pins low-level output voltage	$I_{PF,PG} = 500 \mu A$			0.2	V
$I_{LKG(PF),(PG)}$	PF and PG pins open-drain leakage current	$V_{PF,PG} = 5 V$			50	nA
$T_{SD(Shutdown)}$	Thermal shutdown temperature	Shutdown, temperature increasing		162		$^\circ C$
$T_{SD(Reset)}$	Thermal shutdown reset temperature	Reset, temperature decreasing		135		

(1) For  $V_{LDO\_OUT} > 4.4 V$ ,  $V_{SCIN}$  is limited to 24 V for testing purposes only.

(2) Electrical characteristic data tested in DC supply mode equivalent to  $V_{SCIN}$  voltage under AC supply mode.

(3)  $V_{SCIN} \geq 19 V$ .

## 6.6 Timing Requirements

		MIN	NOM	MAX	UNIT
$t_{PF(HL)}$	PF pin going from high to low		1		$\mu s$
$t_{PG(LH)}$	PG pin going from low to high		1		$\mu s$
$f_{SC}$	Switched capacitor stage operating frequency		200		kHz

## 6.7 Typical Characteristics

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{AC}$  supply = 120  $V_{RMS}$  per 60 Hz, full-bridge (FB) bridge configuration,  $C_S = 1.0\ \mu\text{F}$ ,  $C_{SCIN} = 220\ \mu\text{F}$ ,  $C_{SC1} = 1.0\ \mu\text{F}$ ,  $C_{SC2} = 2.2\ \mu\text{F}$ ,  $C_{LDO\_IN} = 10\ \mu\text{F}$ ,  $C_{LDO\_OUT} = 1.0\ \mu\text{F}$ , and  $I_{OUT} = 1\ \text{mA}$  (unless otherwise noted)




图 1.  $V_{LDO\_OUT}$  Accuracy vs  $V_{AC}$  Supply




图 2.  $V_{LDO\_OUT}$  Accuracy vs  $I_{OUT}$




图 3.  $V_{LDO\_OUT}$  Accuracy vs DC Supply on the SCIN Pin




图 4.  $V_{LDO\_OUT}$  Accuracy vs  $I_{OUT}$  DC Supply on the SCIN Pin




图 5.  $V_{LDO\_OUT}$  vs  $I_{OUT}$  DC Supply on the SCIN Pin




图 6.  $V_{LDO\_OUT}$  vs  $I_{OUT}$  DC Supply on the SCIN Pin

## Typical Characteristics (接下页)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{AC}$  supply = 120  $V_{RMS}$  per 60 Hz, full-bridge (FB) bridge configuration,  $C_S = 1.0\ \mu\text{F}$ ,  $C_{SCIN} = 220\ \mu\text{F}$ ,  $C_{SC1} = 1.0\ \mu\text{F}$ ,  $C_{SC2} = 2.2\ \mu\text{F}$ ,  $C_{LDO\_IN} = 10\ \mu\text{F}$ ,  $C_{LDO\_OUT} = 1.0\ \mu\text{F}$ , and  $I_{OUT} = 1\ \text{mA}$  (unless otherwise noted)




图 7.  $V_{IT(PFD,FALLING)}$  Threshold vs Temperature




图 8.  $V_{IT(PG,FALLING)}$  and  $V_{IT(PG,RISING)}$  Thresholds vs Temperature




图 9.  $V_{LDO\_OUT}$  Ripple for FB Configuration






图 10.  $V_{LDO\_OUT}$  Ripple for FB Configuration



$C_S = 2.2\ \mu\text{F}$ ,  $C_{SCIN} = 22\ \mu\text{F}$ ,  $C_{LDO\_IN} = 1.0\ \mu\text{F}$ ,  $I_{OUT} = 10\ \text{mA}$

图 11. Fast Startup With Larger Than the Required Cap-Drop Capacitor for 10-mA  $I_{OUT}$



$C_S = 100\ \text{nF}$ ,  $C_{SCIN} = 22\ \mu\text{F}$ ,  $C_{LDO\_IN} = 1.0\ \mu\text{F}$ ,  $I_{OUT} = 10\ \text{mA}$

图 12. Slow Startup With the Minimum Required Cap-Drop Capacitor for 10-mA  $I_{OUT}$



## Typical Characteristics (接下页)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{AC}$  supply = 120  $V_{RMS}$  per 60 Hz, full-bridge (FB) bridge configuration,  $C_S = 1.0\ \mu\text{F}$ ,  $C_{SCIN} = 220\ \mu\text{F}$ ,  $C_{SC1} = 1.0\ \mu\text{F}$ ,  $C_{SC2} = 2.2\ \mu\text{F}$ ,  $C_{LDO\_IN} = 10\ \mu\text{F}$ ,  $C_{LDO\_OUT} = 1.0\ \mu\text{F}$ , and  $I_{OUT} = 1\ \text{mA}$  (unless otherwise noted)




图 13.  $I_{OUT}$  Current Limit

## 7 Detailed Description


### 7.1 Overview

The TPS7A78 features an internally controlled, active bridge rectifier that can be configured either as full bridge (FB) or a half bridge (HB), a 4:1 switched-capacitor stage (charge pump), an internally controlled low-dropout (LDO) linear-voltage regulator, as well as current-limit, thermal-shutdown, programmable power-fail detection, and power-good detection.

The TPS7A78 is a non-isolated, smart linear-voltage regulator that uses an external high-voltage, capacitor-drop (cap-drop) capacitor ( $C_S$ ) and an internally controlled, active bridge-rectifier to create a regulated DC output voltage. The device incorporates a switched-capacitor charge pump stage that transforms the voltage and current characteristics of the rectifier stage to the voltage and current needs of the LDO stage, providing a 4-times reduction in input power for a given load power. This feature also reduces the size of the required  $C_S$  by a factor of 4. The external surge resistor  $R_S$  is used to limit the inrush-current to the device. Unlike typical AC-to-DC power solutions, the TPS7A78 does not require external magnetic components, thus making the device an excellent choice for electricity-metering applications by improving tamper resistance. This unique design allows the TPS7A78 to reduce standby power to approximately 15 mW for light-load applications while maintaining high efficiency.

For applications with output voltages of 3.6 V or less, the TPS7A78 can be powered from a DC supply connected directly to the SCIN pin. This supply mode can provide DC-only operation or DC-powered backup in case of AC supply failure. When a DC supply is used to power the device, the internally controlled dropout voltage regulation is affected as explained in the [Dropout Voltage Regulation](#) section. The AC+ and AC– pins must be grounded when only a DC power source is used.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Active Bridge Control

The TPS7A78 has an internally controlled, actively clamped, full-bridge rectifier between the AC+ and AC– pins that requires one of these pins to be connected in series with the high-voltage capacitor  $C_S$  and the surge resistor  $R_S$ . The active clamp for the bridge is designed to stabilize the rectified DC voltage at the SCIN pin to optimize performance given the LDO output voltage. The clamp circulates any excess AC charging current from the cap-drop capacitor  $C_S$  and surge resistor  $R_S$  through the AC+ or the AC– pins to the GND pins when the SCIN pin voltage surpasses its UVLO\_SCIN rising threshold during startup. The clamp maintains the SCIN pin voltage higher than this threshold to support the targeted output voltage. This excess AC charging current is also referred to as the shunt current,  $I_{SHUNT}$ ; see the [Standby Power and Output Efficiency](#) section for details on the shunt current.

A DC supply can also be used to provide power directly to the SCIN pin, which completely bypasses the bridge active-clamp circuit; see [表 1](#) for details on the DC supply mode.

### 7.3.2 Full-Bridge (FB) and Half-Bridge (HB) Configurations

The TPS7A78 can be configured to operate either in full-bridge (FB) or half-bridge (HB) configurations. HB configuration ties the AC input pin without the series  $C_S$  and  $R_S$  components to the device GND pins. See [图 14](#) and [图 15](#) for the HB and FB configurations.




图 14. Typical Schematic Half-Bridge Configuration






图 15. Typical Schematic Full-Bridge Configuration

#### 注

When FB configuration is used, do not tie the device GNDs to earth GND neither schematically nor accidentally via an earth-grounded oscilloscope or measurement equipment because the device GNDs and earth GND are at different voltage potentials. Doing so can cause damage to the device and external equipment. Tying the device GND pins to earth GND when FB configuration is used is only acceptable if a second surge resistor  $R_S$  is used on the AC input pin side without the series  $C_S$  and first  $R_S$ , as illustrated in [图 16](#) with floating device GND pins and [图 17](#) with non-floating (earth grounded) device GND pins.

## Feature Description (接下页)



### 7.3.3 4:1 Switched-Capacitor Voltage Reduction

The TPS7A78 uses a switched-capacitor charge pump to reduce the rectified DC voltage at the SCIN pin by four times, providing the LDO block with an input voltage above its dropout voltage that is then regulated to the target output voltage. The DC voltage at the SCIN pin can be provided either by the active clamp for the bridge rectifying the input  $V_{AC}$  supply or by a direct DC supply connection to the SCIN pin.

### 7.3.4 Undervoltage Lockout Circuits ( $V_{UVLO\_SCIN}$ ) and ( $V_{UVLO\_LDO\_IN}$ )

The TPS7A78 incorporates two undervoltage lockout (UVLO) circuits; the UVLO\_SCIN circuit and the UVLO\_LDO\_IN circuit. UVLO\_SCIN is used to make sure that the active clamp for the bridge has charged the  $C_{SCIN}$  capacitor to a voltage level that surpasses the UVLO\_SCIN rising threshold to start the switched-capacitor stage. The UVLO\_SCIN rising threshold voltage is a function of the LDO output voltage,  $V_{LDO\_OUT(nom)}$ , as indicated in the [Electrical Characteristics](#) table.

The UVLO\_LDO\_IN circuit is used to ensure that the switched-capacitor stage has charged the  $C_{LDO\_IN}$  capacitor to a voltage level that surpasses the UVLO\_LDO\_IN rising threshold to enable the LDO circuit to begin regulation at the specified LDO output voltage. See the [Startup Behavior](#) section for details.

#### 注

The LDO\_IN pin must not be driven externally and must not be used as a supply rail to an external load.

### 7.3.5 Dropout Voltage Regulation

This LDO functional block follows the conventional definition of dropout voltage ( $V_{DO}$ ) between  $V_{LDO\_IN}$  and  $V_{LDO\_OUT}$ . However, the supply mode can have an effect on the dropout voltage.

When the AC input is used as the supply, a fixed dropout ( $V_{DO}$ ) of 600 mV (typical) between  $V_{LDO\_IN}$  and  $V_{LDO\_OUT}$  is maintained for output voltages between 5.0 V and 3.4 V. For output voltages below 3.4 V, the  $V_{LDO\_IN}$  voltage is maintained at 4.0 V regardless of the output voltage.

A DC supply via the SCIN pin can only be used for output voltages of 3.6 V or less. Under a load condition approaching maximum output current and at high ambient temperature, the LDO can be driven into dropout; see the [Switched-Capacitor Stage Output Impedance](#) section for details.

### 7.3.6 Current Limit

The LDO block has an internal current-limit circuit that protects the output during overcurrent events or short-circuit faults. The current-limit circuit limits the output current to ( $I_{CL}$ ), as specified in the [Electrical Characteristics](#) table.

## Feature Description (接下页)

When in current limit, the output voltage cannot be regulated and the device heats up because of the increase in power dissipation. When in current limit, the LDO pass transistor dissipates power equal to  $V_{DO} \times I_{CL}$ , where  $V_{DO}$  is equal in the worst case to  $V_{LDO\_IN}$ . The heat generated when operating at current limit, in conjunction with the ambient temperature, can trigger the internal thermal shutdown. During thermal shutdown, both  $V_{LDO\_OUT}$  and the switched-capacitor stage are shut down to prevent further heating; see the [Load Transient](#) section for more details.

### 7.3.7 Programmable Power-Fail Detection

The TPS7A78 can monitor the rectified DC voltage at the SCIN pin to provide the application with an early warning via the power-fail (PF) pin if the main power fails. An external resistor-divider network connected to the VSCIN pin provides the input to the power-fail detect (PFD) analog input pin to monitor for an AC line supply failure. When the AC supply falls below its minimum level programmed by the resistor divider  $R_1$  and  $R_2$ , as illustrated in [图 14](#) and in [图 15](#), the PF output is pulled low. If this feature is not used, omit  $R_1$  and  $R_2$  and connect PFD and PF pins to the device GND pins reference.

#### 注

The PFD pin can also be used to monitor another DC rail within the application to provide an early warning via the PF pin. However, this DC rail must share the same GND reference with the TPS7A78 GND and the absolute maximum voltage of the PF pin must not be exceeded.

### 7.3.8 Power-Good (PG) Detection

The power-good (PG) circuit monitors the  $V_{LDO\_OUT}$  voltage to indicate the status of the LDO output voltage. PG is pulled low until  $V_{LDO\_OUT}$  reaches its proper regulate voltage level, then PG is released and allowed to be pulled high. If  $V_{LDO\_OUT}$  falls below the  $V_{IT(PG\_FALLING)}$  threshold, PG is asserted low to indicate the LDO output voltage is not in regulation. PG pin low assertion can happen during an overcurrent event or a short-circuit fault.

PG can be used to release the reset pin of a microcontroller. The PG pin must be pulled up to a DC rail such as  $V_{LDO\_OUT}$ .

Use the recommended pullup resistor value specified in the [Electrical Characteristics](#) table for the PG pin. The functionality of the power-good detection pin has no effect on the internal control logic other than to indicate the state of the output voltage. If this function is not used, connect the PG pin to the device GND pins reference.

#### 注

An external DC rail can also be used to pull up the PG pin signal via a pullup resistor only when the external DC rail shares the same reference GND with the TPS7A78 GND and the absolute maximum voltage of the PG pin is not exceeded.

### 7.3.9 Thermal Shutdown

A thermal shutdown protection circuit is included to disable  $V_{LDO\_OUT}$  and to stop the switched-capacitor stage from switching when the junction temperature  $T_J$  of the pass-transistor rises to  $T_{SD(SHUTDOWN)}$ . Thermal shutdown hysteresis assures that the device resets, resumes normal operation, and that  $V_{LDO\_OUT}$  turns back on when  $T_J$  falls to  $T_{SD(RESET)}$ . Based on the thermal time constant of the die and the device startup time, the device output can cycle on and off until power dissipation is reduced and the junction temperature remains below  $T_{SD(RESET)}$ .

For reliable operation, limit the junction temperature to the maximum listed in the [Recommended Operating Conditions](#) table. Operating above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

## 7.4 Device Functional Modes

The unique features of the TPS7A78, along with its dual-input power-supply capability, enables the device to be used in a vast array applications. 表 1 gives a general overview of the conditions that lead to different modes of operation, given that the requirements in the [Typical Application](#) section are met.

**表 1. Device Functional Mode Comparison**

OPERATING MODE	PARAMETER		
	DEVICE POWER-SUPPLY	$I_{OUT}$	$T_J$
Normal operation	$V_{AC}$ supply <sup>(1)</sup> / DC supply <sup>(2)</sup>	$I_{OUT} < I_{CL}$ used in the <a href="#">Calculating the Cap-Drop Capacitor <math>C_S</math></a> section	$T_J < T_{SD}$ (Shutdown)
Dropout mode <sup>(3)</sup>	$C_S$ or $C_{SCIN}$ capacitors are not sufficient to support $I_{OUT}$ ( $V_{AC}$ supply)	$I_{OUT} < I_{CL}$ used in the <a href="#">Calculating the Cap-Drop Capacitor <math>C_S</math></a> section	$T_J < T_{SD}$ (Shutdown)
	$V_{SCIN} \leq V_{UVLO\_SCIN}$ rising threshold and $V_{LDO\_IN} > V_{UVLO\_LDO\_IN}$ rising threshold (DC supply) <sup>(4)</sup>	$I_{OUT} < I_{CL}$ used in the <a href="#">Calculating the Cap-Drop Capacitor <math>C_S</math></a> section	$T_J < T_{SD}$ (Shutdown)
Disabled mode <sup>(5)</sup>	$V_{LDO\_IN} < V_{UVLO\_LDO\_IN}$ falling threshold ( $V_{AC}$ supply)	Not applicable	$T_J > T_{SD}$ (Shutdown)
	$V_{LDO\_IN} < V_{UVLO\_LDO\_IN}$ falling threshold (DC supply)		

(1) The device can function with the  $V_{AC}$  supply down to 18  $V_{RMS}$ ; see the [Typical Application](#) section for details.

(2) The DC supply applied on the SCIN pin must be bounded by the  $V_{SCIN(MAX)} > V_{SCIN} > V_{UVLO\_SCIN}$  (RISING) threshold as specified in the [Recommended Operating Conditions](#) and [Electrical Characteristics](#) tables.

(3) The device can be in dropout when powered by  $V_{AC}$  or DC supplies; see the [Dropout Voltage Regulation](#) section for details.

(4) This condition applies after device has started up.

(5) Any true condition disables the device  $V_{LDO\_OUT}$  and stops the switched-capacitor stage from switching; see the [Disabled Mode](#) section for details.

### 7.4.1 Normal Operation

The device is mainly designed to be powered by the AC supply; however, a DC supply can also be used to power the TPS7A78. See the [Active Bridge Control](#) and [Application and Implementation](#) sections for proper operation.

### 7.4.2 Dropout Mode

During dropout mode and when  $V_{LDO\_OUT}$  tracks  $V_{LDO\_IN}$ , the transient performance becomes significantly degraded because the pass-transistor is operating in the ohmic or triode region.

### 7.4.3 Disabled Mode

There is no disable pin and disable mode simply means that the output,  $V_{LDO\_OUT}$ , is turned off and the switched capacitor (see the [4:1 Switched-Capacitor Voltage Reduction](#) section) is not switching. However, when  $V_{SCIN}$  is less than the  $V_{UVLO\_SCIN}$  rising threshold and  $V_{LDO\_IN}$  is greater than the  $V_{UVLO\_LDO\_IN}$  falling threshold, the internal blocks resume normal operation when either the AC or the DC supply is restored.

#### 注

When the device is in disabled mode and powered by an AC supply, the bridge active control (see the [Active Bridge Control](#) section) continues to run until the AC supply powers off.

## 8 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS7A78 is a non-isolated smart AC/DC linear-voltage regulator capable of providing a maximum 120-mA load current; see [图 14](#) and [图 15](#) for the HB and FB configurations, respectively.

Being highly customizable, the TPS7A78 can be used in many low-power AC-to-DC or DC-to-DC applications, such as electricity meters, appliances, and thermostat controls. [图 18](#) shows an example configuration for a single-phase AC supply.




图 18. Implementation Example for the TPS7A78 Single-Phase AC Supply

#### 8.1.1 Recommended Capacitor Types

The choice of capacitor types is flexible as long as the minimum derated capacitor values and capacitor voltage ratings are met.

Based on the system design requirements, TI recommends that greater than the minimum capacitor values and voltage ratings, as well as better than minimum-required dielectric materials for all device capacitors, be specified to ensure optimal performance. Choose the correct high-voltage, safety-rated cap-drop capacitor,  $C_S$ , as required by the application. Regardless of the capacitor types selected, the effective capacitance varies with operating voltage, temperature, and time. Follow the manufacturer recommendations for component derating.

#### 8.1.2 Input and Output Capacitors Requirements

All the capacitors illustrated in [图 14](#) or [图 15](#) are required for proper operation. The value of  $C_S$  required to support the application current is obtained from the [Calculating the Cap-Drop Capacitor  \$C\_S\$](#)  section. The chosen  $C_S$  capacitor must tolerate the peak  $V_{AC}$  supply voltage of the application and meet the required safety requirements.

## Application Information (接下页)

Choosing an a larger value of the  $C_S$  capacitor than required has an adverse effect on the standby power consumption; however, capacitance reduction over long-term service is inevitable and must be considered when selecting the value of  $C_S$ . A ceramic capacitor can be used as  $C_S$  in designs for lower AC supply voltages, but the capacitor voltage rating must be appropriate to the application.

For switching capacitors  $C_{SC1}$  and  $C_{SC2}$ , select the minimum-required capacitor values and voltage ratings specified in the [Recommended Operating Conditions](#) table. Using too large of a capacitor for the switching capacitors is not recommended because a large capacitor lengthens the start-up time and load transient recovery time of the entire solution. Keep the switching capacitors as close to the device as possible to eliminate any unwanted trace inductance.

For the bulk capacitor  $C_{SCIN}$ , use the minimum required capacitor value obtained from the [Calculating the Bulk Capacitor  \$C\_{SCIN}\$](#)  section and increase that value based on the expected capacitor degradation resulting from aging and operating conditions. Accounting for capacitor degradation is especially important if a relatively low life expectancy of the capacitor is expected when an electrolytic capacitor is used. If the application requires an extended hold-up time, the values of the  $C_{SCIN}$  or  $C_{LDO\_IN}$  capacitors can be increased as long as the maximum capacitor values specified in the [Recommended Operating Conditions](#) table are not exceeded. Using a significantly larger values of  $C_{SCIN}$  or  $C_{LDO\_IN}$  has an adverse effect on the startup time of the solution.

For the  $C_{LDO\_OUT}$  capacitor, maintain a 10:1 ratio between  $C_{LDO\_IN}$  and  $C_{LDO\_OUT}$  for applications using the maximum load current. For lesser load currents, the minimum required  $C_{LDO\_OUT}$  and  $C_{LDO\_IN}$  capacitors are sufficient. For optimum performance, place all capacitors as close as possible to the device.


### 8.1.3 Startup Behavior

The device startup time is dependent on the circuit topology (FB versus HB configuration), AC supply voltage and frequency, input capacitors values, and output voltage. The FB configuration has a faster startup time compared to the HB configuration. Having a larger than minimum  $C_S$  capacitor value shortens the startup time without exceeding the maximum  $I_{SHUNT}$  current specified in the [Recommended Operating Conditions](#) table. However, startup behavior depends on which  $C_{SCIN}$  and  $C_{LDO\_IN}$  capacitor values are used. [图 19](#) illustrates the startup behavior with the minimum required  $C_{SCIN}$  capacitor and a typical  $C_{LDO\_IN}$  capacitor to support 30 mA of load current with the FB configuration. [图 20](#) illustrates the startup behavior with the minimum required  $C_{SCIN}$  capacitor and a large  $C_{LDO\_IN}$  capacitor in the same configuration.

Although the load current has no effect on startup time or startup behavior, the bulk capacitor  $C_{SCIN}$  and input capacitor  $C_{LDO\_IN}$  have a significant effect on the time and behavior; see [图 19](#) and [图 20](#). For some applications, larger  $C_{SCIN}$  or  $C_{LDO\_IN}$  capacitors are used to hold-up the output voltage on for a longer period of time after the input collapses.




## Application Information (接下页)



### 8.1.4 Load Transient



A load-transient event can trigger the internal overcharge protection circuit on the LDO\_IN pin. This condition prevents  $C_{LDO\_IN}$  from overcharging when a heavy load is abruptly removed. The overvoltage protection circuit engages and prevents the switched capacitors from switching until the excess charge on  $C_{LDO\_IN}$  is discharged into the load. This protection behavior occurs most often during heavy load-transient events on devices with higher output voltages. The value of the  $C_{LDO\_IN}$  capacitor and the load current determine how long the overvoltage protection circuit remains engaged. 图 21 shows the overvoltage protection circuit behavior after the load is removed without tripping the PG signal.



**图 21. Overvoltage Protection Circuit Behavior for a 5.0-V Output Voltage Device During Load Transient**


As illustrated in 图 22, a load-transient event that exceeds the maximum output current can disable the output when the heavy load pulls down the  $V_{LDO\_IN}$  voltage below the  $V_{UVLO\_LDO\_IN}$  falling threshold. If the application is prone to heavy load-transient events as illustrated in 图 22, increase the  $C_{LDO\_IN}$  capacitor value as necessary. However, as illustrated in 图 20, too large of a  $C_{LDO\_IN}$  leads to a longer startup time.

## Application Information (接下页)



### 8.1.5 Standby Power and Output Efficiency

The AC input current cannot be directly calculated because of the active bridge control; see the [Active Bridge Control](#) section. The AC input current through the AC+ and AC– pins is a combination of two current components, as shown in 图 24:  $I_{SHUNT}$  and  $I_{PEAK}$ . The  $I_{SHUNT}$  current component is identified by its wave profile because this component is the AC charging current supplied by the cap-drop capacitor  $C_S$ . The  $I_{PEAK}$  current component is identified by its instantaneous peak current profile.



**图 24. The Device  $V_{AC}$  Input Current With its Two Components**

公式 1 calculates the shunt current  $I_{SHUNT}$ , and 公式 2 calculates the peak current  $I_{PEAK}$ .

$$I_{SHUNT} = V_{AC (MAX)} / X_{C_S} = V_{AC (MAX)} \times 2 \times \pi \times f \times C_S \quad (1)$$

$$I_{PEAK} = V_{SCIN} / R_S \quad (2)$$

$$V_{SCIN} = 4 \times (V_{LDO\_OUT (nom)} + 0.6 V)$$

where

- $V_{AC (MAX)}$  is the maximum  $V_{AC}$  supply RMS voltage
- $X_{C_S}$  is the impedance of the standard  $C_S$  capacitor to be used in the application
- $V_{SCIN}$  is the rectified DC voltage on the SCIN pin
- $R_S$  is the standard  $R_S$  resistor to be used in the application

(3)

## Application Information (接下页)

The frequency of the shunt activity is uncorrelated to the AC input frequency. Therefore, the standby power must be measured with a power analyzer. Fortunately, using a power analyzer is relatively simple and the measurement setup shown in 图 25 and 图 26 can be used to measure the standby power and the output efficiency.

If the application has an upstream current-limit circuit that limits any high-transient input currents, such as surge or hot-plug currents, the requirement for the surge resistor  $R_S$  can be relaxed. The input transient current-limit circuit allows the  $R_S$  resistor to be removed, thus significantly improving the standby power and output efficiency because no power loss is dissipated in  $R_S$ .




图 25. Standby Power and Output Efficiency Measurement Setup




图 26. Standby Power and Output Efficiency Measurement Setup With an Upstream Current-Limit Circuit

## Application Information (接下页)

The standby power and output efficiency measurements shown in 图 27 to 图 29 were created with the measurement setup in 图 25.




图 27. Standby Power vs Cap-Drop Capacitor ( $C_S$ )




图 28. Efficiency vs  $I_{OUT}$  FB Configuration




图 29. Efficiency vs  $I_{OUT}$  HB Configuration

### 8.1.6 Reverse Current

Excessive reverse current can damage the TPS7A78. Reverse current flows through the intrinsic body diode of the pass-transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are:

- If the device has a large  $C_{LDO\_OUT}$  and the input supply collapses with little or no load current
- The LDO\_OUT pin is biased when the input supply is not present
- The LDO\_OUT pin is biased above the voltage of the LDO\_IN pin

If reverse current flow is expected in the application, external protection is recommended to provide protect. Reverse current is not limited within the device, so external limiting is required, as illustrated in 图 30 and 图 31, if extended reverse-voltage operation is anticipated.

## Application Information (接下页)




图 30. Example Circuit for Reverse Current Protection Using a Schottky Diode




图 31. Example Circuit for Reverse Current Protection Using a P-Channel FET

## Application Information (接下页)

### 8.1.7 Switched-Capacitor Stage Output Impedance

To ensure a low output impedance of the device switched-capacitor stage (charge pump), connect a 1- $\mu$ F X5R or a better dielectric capacitor in parallel with the bulk capacitor  $C_{SCIN}$ . 图 32 shows the switched-capacitor stage output impedance versus temperature at the maximum output current of 120 mA. When a DC supply power source is used to power the device under heavy loading conditions close to the maximum current rating at high temperature, the load can run the LDO into dropout because of the degradation in the charge pump output impedance. To enhance performance with a DC supply, apply the DC supply voltage to the SCIN pin equal to 4 (VLDO\_OUT (nom) + 0.6 V) + 2 V to ensure optimal performance. See 图 5 and 图 6 for a 3.3-V output voltage example.




图 32. Switched-Capacitor Stage Output Impedance vs Temperature at a 120-mA Load Current

### 8.1.8 Power Dissipation ( $P_D$ )

To ensure proper thermal design, the printed circuit board (PCB) area around the TPS7A78 must include a minimal of heat-generating devices to avoid added thermal stress. The three internal sources that dissipate power are: the bridge rectifier conduction losses, the switched-capacitor stage, and the LDO. For devices with an output voltage greater 3.3 V, the maximum power dissipation under a maximum load current of 120 mA is estimated to be between 160 mW and 190 mW, assuming a nominal  $C_S$  capacitor value for the given load current. For applications with less than a 3.3-V output, the power dissipated in the LDO is the dominant power and can be calculated using 公式 4 because the dropout voltage between  $V_{LDO\_IN}$  and  $V_{LDO\_OUT}$  can be as high as 2.7 V for the 1.3-V output option. See the [Dropout Voltage Regulation](#) section for details on dropout voltage.

$$P_{D\_LDO} = (V_{LDO\_IN} - V_{LDO\_OUT}) \times I_{OUT} \quad (4)$$

The higher dropout for less than 2.0-V output voltage options may run the device into thermal limitations at the startup ramp for higher temperatures, especially with the large LDO\_OUT pin capacitor or when close to the maximum load. The thermal pad under the TPS7A78 must contain an array of filled vias that conduct heat to additional copper planes for increased heat dissipation. The amount of thermal dissipation determines the maximum allowable ambient temperature ( $T_A$ ) for the device. According to 公式 5, power dissipation and junction temperature are determined by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB and device package as well as the temperature of the ambient air ( $T_A$ ).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (5)$$

Thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the [Thermal Information](#) table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance, but not indicative of performance in any particular implementation.

## Application Information (接下页)

### 8.1.9 Estimating Junction Temperature

The JEDEC standard recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the linear regulator when in circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat spreading. The [Thermal Information](#) table lists the primary thermal metrics, which are the junction-to-top characterization parameter ( $\Psi_{JT}$ ) and junction-to-board characterization parameter ( $\Psi_{JB}$ ). These parameters provide two methods for calculating the junction temperature ( $T_J$ ). As described in the [Semiconductor and IC Package Thermal Metrics application report](#), use the junction-to-top characterization parameter ( $\Psi_{JT}$ ) with the temperature at the center-top of device package ( $T_T$ ) to calculate the junction temperature. As described in the [Semiconductor and IC Package Thermal Metrics application report](#), use the junction-to-board characterization parameter ( $\Psi_{JB}$ ) with the PCB surface temperature 1 mm from the device package ( $T_B$ ) to estimate the junction temperature.

$$T_J = T_T + \Psi_{JT} \times P_{D\_Total}$$

where

- $P_{D\_Total}$  is the total dissipated power in the device
- $T_T$  is the temperature at the center-top of the device package

(6)

$$T_J = T_B + \Psi_{JB} \times P_D$$

where

- $T_B$  is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

(7)

For detailed information on the thermal metrics and how to use them, see the [Semiconductor and IC Package Thermal Metrics application report](#).

### 8.2 Typical Application

This section demonstrates the design process for a typical application of the TPS7A78, including the calculation of the values of the external components required for proper operation. 图 33 shows an optimized electricity meter application using an HB configuration. For this design, the AC supply line voltage is referenced to the TPS7A78 GND pins to share the same GND as the system microcontroller.




图 33. Example for a Single-Phase Electricity Meter Configuration

## Typical Application (接下页)

### 8.2.1 Design Requirements

表 2 summarizes the design requirement for this example.

表 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT
V <sub>AC</sub> supply voltage	85 V <sub>AC</sub> RMS to 265 V <sub>AC</sub> RMS
V <sub>AC</sub> supply frequency	50 Hz (±3 Hz)
Bridge configuration	HB, AC+ pin is tied to the device GND pins
Device GND pins reference	Floating device GND, AC supply line voltage is referenced to the device GND pins
Output voltage	3.3 V
Output current	12 mA
Electrical fast transient immunity (EFT)	(IEC 61000-4-4) level 2 (1 kV)

### 8.2.2 Detailed Design Procedure

This section discusses how to calculate the external components required for this design example.

#### 8.2.2.1 Calculating the Cap-Drop Capacitor C<sub>S</sub>

Use 公式 8 to calculate the minimum required cap-drop capacitance needed to support the application current. For common application conditions, 表 3 can be used to select the minimum standard cap-drop capacitor required to support the application current. However, neither 公式 8 nor 表 3 account for capacitance derating under biasing voltage and operating temperature conditions. Follow the manufacturer recommendation and guidelines on capacitor derating and degradation to ensure the minimum-required capacitance needed for the application under various operating conditions. Do not use a load current less than 10 mA to calculate the C<sub>S</sub> capacitor because the device current is a larger fraction of the load current. 公式 8 and 表 3 can also be used to calculate the value of C<sub>S</sub> depending on the application V<sub>AC</sub> (MIN) voltage and frequency and then use the highest value for the application.

$$C_S = I_{OUT} / (16 \times f \times [\sqrt{2} \times V_{AC (MIN)} - 4 \times (V_{LDO\_OUT (nom)} + 0.6 V)])$$

where

- the C<sub>S</sub> value is the minimum cap-drop capacitance value in farads needed to support I<sub>OUT</sub>
- I<sub>OUT</sub> is the application nominal load current, but the application peak current must be considered if this current cannot be supported by the LDO output capacitor
- V<sub>LDO\\_OUT</sub> is the targeted LDO output voltage
- V<sub>AC</sub> (MIN) is the minimum RMS V<sub>AC</sub> supply voltage
- f is the minimum V<sub>AC</sub> line frequency

(8)

表 3. The Minimum Required Cap-Drop Capacitor C<sub>S</sub>

V <sub>AC</sub> (MIN) (f)	I <sub>OUT</sub> (mA)	C <sub>S</sub> FOR FB (nF)	C <sub>S</sub> FOR HB (nF)
120 (60)	10	100	220
	30	330	470
	60	560	1000
	90	820	1500
	120	1000	2200
240 (50)	10	47	100
	30	150	330
	60	330	560
	90	470	820
	120	560	1200



The capacitance value of  $C_S$  from 公式 8 is for the FB configuration. For the HB configuration, double the calculated capacitance value, then approximate the value up to the nearest standard capacitor value after taking capacitance degradation into account. Similarly, the capacitor value of  $C_S$  from 表 3 represents the minimum required capacitor value and is already approximated to the nearest standard value but capacitor degradation is not accounted for.

#### 8.2.2.1.1 $C_S$ Calculations for the Typical Design

公式 8 yields a capacitance value of 153 nF, as given by 公式 9, which results from the  $V_{AC (MIN)}$  voltage and frequency of this application. This value is for the FB configuration. For the HB configuration, doubling the calculated capacitance value yields 306 nF, and approximate this value up to the nearest standard capacitor value, which yields a  $C_S$  value of 330 nF.

$$C_S = (0.012) / (16 \times 47 \times [\sqrt{2} \times 85 - 4(3.3 + 0.6)]) = 153 \text{ nF} \quad (9)$$

As mentioned in the [Calculating the Cap-Drop Capacitor  \$C\_S\$](#)  and [Input and Output Capacitors Requirements](#) sections, capacitance loss under long-term service is inevitable and must be considered in the design. Follow the manufacturer recommendations and guidelines for capacitor derating and degradation over time.

#### 8.2.2.2 Calculating the Surge Resistor $R_S$

The device requires a surge resistor or resistors in series with the AC+ and or AC– pins, depending configuration; see the [Full-Bridge \(FB\) and Half-Bridge \(HB\) Configurations](#) section for details. The purpose of the surge resistor is to limit the hot-plug AC current into the AC+ and AC– pins when the AC supply voltage is applied. 公式 10 calculates the value of the minimum surge resistor  $R_{S (MIN)}$  required for the application.

$$R_{S (MIN)} = V_{AC (PEAK)} / I_{Surge (MAX)}$$

where

- $V_{AC (PEAK)}$  is the peak  $V_{AC}$  supply voltage for the application
- $I_{Surge (MAX)}$  is the maximum  $V_{AC}$  current into or out of the AC+ or AC– pins for a duration of  $\leq 100 \mu s$ , as specified in the [Recommended Operating Conditions](#) table. (10)

If the solution requires the use of a transient voltage surge suppressor (TVS) or a metal-oxide varistor (MOV), then use the maximum clamping voltage of the TVS or MOV instead of the peak  $V_{AC}$  voltage in 公式 10. After calculating  $R_{S (MIN)}$ , select the next-higher standard resistor value.

##### 8.2.2.2.1 $R_S$ Calculations for the Typical Design

The peak AC supply voltage for this example is equal to 375 V ( $\sqrt{2} \times 265$ ) and the electrical fast transient immunity (EFT) requirement is given as 1 kV. Thus, a TVS with a maximum clamping voltage of 1000 V can be used. 公式 11 shows the calculated  $R_{S (MIN)}$  value.

$$R_{S (MIN)} = 1000 / 2.5 = 400 \Omega \quad (11)$$

Because both the device  $I_{PEAK}$  current and the device maximum  $I_{SHUNT}$  current flow through  $R_S$ , the power rating of  $R_S$  must be able to handle these currents values. See the [Checking for the Device Maximum  \$I\_{SHUNT}\$  Current](#) section for the  $I_{SHUNT}$  current calculation and  $R_S$  power rating for this application.

If the application already has an upstream hot-plug current-limit circuit, then the requirement for the surge resistor can be relaxed to significantly improve the solution standby-power; see the [Standby Power and Output Efficiency](#) section for details.

#### 8.2.2.3 Checking for the Device Maximum $I_{SHUNT}$ Current

After determining the cap-drop capacitor value, a check must be performed to confirm that the maximum  $I_{SHUNT}$  current specified in the [Recommended Operating Conditions](#) table is not exceeded by the standard capacitor value of  $C_S$ . Other factors that affect the  $I_{SHUNT}$  current are the maximum AC supply RMS voltage and the maximum line frequency.

### 8.2.2.3.1 I<sub>SHUNT</sub> Calculations for the Typical Design

Given the maximum AC supply voltage and the minimum frequency for this application example, the calculated I<sub>SHUNT</sub> current using 公式 1 from the *Standby Power and Output Efficiency* section yields:

$$I_{SHUNT} = 265 \times 2 \times \pi \times 53 \times 330 \times 10^{-9} = 0.02912 \text{ A} \quad (12)$$

#### 注

The *Recommended Operating Conditions* table does not specify the maximum AC voltage that can be used because the maximum V<sub>AC</sub> voltage is bound by the maximum I<sub>SHUNT</sub> current and the availability of the high-voltage cap-drop capacitor.

The RMS power given in 公式 13 and the peak power given in 公式 14 must be used to determine the power rating of the surge resistor R<sub>S</sub>.

$$P_{RMS} = (I_{SHUNT})^2 \times R_S \quad (13)$$

$$P_{PEAK} = [I_{SHUNT} \times R_S + 4(V_{LDO\_OUT(nom)} + 0.6 \text{ V})]^2 / R_S \quad (14)$$

Using 公式 13 and 公式 14 yields the following R<sub>S</sub> power ratings:

$$P_{RMS} = (0.02912)^2 \times 400 = 0.34 \text{ W} \quad (15)$$

$$P_{PEAK} = [0.02912 \times 400 + 4(3.3 + 0.6)]^2 / 400 = 1.86 \text{ W} \quad (16)$$

Use the power rating resulting from 公式 14 because this equation yields a higher power requirement. Furthermore, additional margin is always a good design practice.

### 8.2.2.4 Calculating the Bulk Capacitor C<sub>SCIN</sub>

The TPS7A78 uses a bulk capacitor C<sub>SCIN</sub> to smooth the rectified DC voltage ripple on the SCIN pin and to supply charge to the switched capacitor stage; see the *4:1 Switched-Capacitor Voltage Reduction* section. The C<sub>SCIN</sub> capacitor also functions as a charge reservoir to hold-up the device output voltage for a period of time if the supply collapses. The minimum value of the C<sub>SCIN</sub> capacitor required can be calculated using 公式 17 through 公式 20, however these equations make the following assumptions to simplify the C<sub>SCIN</sub> capacitor calculation:

- The AC supply frequency is within ±5% of the nominal standard frequencies of 50 Hz and 60 Hz
- The voltage ripple on the SCIN pin is around from 0.5 V to 0.8 V.
- The AC impedance of the cap-drop capacitor C<sub>S</sub> is at least ten times lower than that of the bulk capacitor C<sub>SCIN</sub> and the surge resistor R<sub>S</sub>

Use 公式 17 for the FB 60-Hz V<sub>AC</sub> supply and 公式 18 for the HB 60-Hz V<sub>AC</sub> supply.

$$C_{SCIN} = 0.0014 \times I_{OUT} \quad (17)$$

$$C_{SCIN} = 0.0035 \times I_{OUT} \quad (18)$$

Use 公式 19 for the FB 50-Hz V<sub>AC</sub> supply and 公式 20 for the HB 50-Hz V<sub>AC</sub> supply.

$$C_{SCIN} = 0.0017 \times I_{OUT} \quad (19)$$

$$C_{SCIN} = 0.0041 \times I_{OUT}$$

where

- I<sub>OUT</sub> is the application load current (20)

The calculated C<sub>SCIN</sub> capacitor from 公式 17 through 公式 20 represents the minimum value required for the application example. However, 公式 17 through 公式 20 do not account for capacitance derating for all operating conditions. Follow the manufacturer recommendation and guidelines to ensure the minimum required capacitance needed for the application. See the *Input and Output Capacitors Requirements* section for more details.

#### 8.2.2.4.1 C<sub>SCIN</sub> Calculations for the Typical Design

公式 21 shows the use of 公式 20 to calculate the C<sub>SCIN</sub> capacitor value for the requirements of this application example.

$$C_{SCIN} = 0.0041 \times 0.012 = 49.2 \mu F \quad (21)$$

The calculated C<sub>SCIN</sub> capacitor from the equations in the [Calculating the Bulk Capacitor C<sub>SCIN</sub>](#) section represents the minimum value required for the respective device configuration. Choose the nearest standard capacitor value; see the [Input and Output Capacitors Requirements](#) section for more details.

#### 8.2.2.5 Calculating the PFD Pin Resistor Dividers for a Power-Fail Detection

Using the device power-fail detection feature is optional as indicated in 图 14 and 图 15. The PFD pin is an analog voltage input to an internal comparator that drives the open-drain PF output. The resistor divider consisting of R<sub>1</sub> and R<sub>2</sub> can be used to set the minimum V<sub>SCIN</sub> voltage that triggers the PF output. Regardless of whether an AC or DC supply is used, the PF output triggers when the supply fails to maintain the V<sub>SCIN</sub> voltage above V<sub>SCIN (MIN)</sub>. 公式 22 gives the calculation of the R<sub>1</sub> – R<sub>2</sub> resistor divider that sets the PF pin trigger point.

$$V_{IT(PFD,FALLING)} \text{ threshold} = (V_{SCIN (MIN)} - V_{\text{ripple on the SCIN pin}}) \times [R_2 / (R_1 + R_2)]$$

where

- V<sub>Ripple</sub> is the peak-to-peak voltage ripple on the SCIN pin and is in the range of 0.5 V to 0.8 V (22)

公式 23 calculates the V<sub>SCIN (MIN)</sub> voltage.

$$V_{SCIN (MIN)} = 4 (V_{LDO\_OUT (nom)} + 0.6 V) - 1.5 V \quad (23)$$

Set R<sub>1</sub> as close as possible to the maximum value specified in the [Recommended Operating Conditions](#) table. This high R<sub>1</sub> value limits the power used by the resistors, then calculates the value of R<sub>2</sub>. Choose the closest standard resistor value for R<sub>2</sub>. Optionally, because the PFD pin is a high-impedance node, add a 10-pF capacitor in parallel with the R<sub>2</sub> resistors to reduce noise coupling into V<sub>PFD</sub>.

Pull up the PF pin to a DC rail, such as V<sub>LDO\_IN</sub>, so that a microcontroller can monitor the PF signal as an early power-fail warning to trigger the switch to a backup power solution or to perform a controlled system shutdown. Pulling up the PF pin to V<sub>LDO\_IN</sub> rather than V<sub>LDO\_OUT</sub> ensures that the PF signal is continuously monitored even if V<sub>LDO\_OUT</sub> is down because of a load-transient event or a short-circuit fault.

#### 注

An external DC rail can also be used to pullup the PF pin signal via a pullup resistor only if the external DC rail shares a common ground with the device GND pins and the absolute maximum of the PF pin voltage is not exceeded.

#### 8.2.2.5.1 PFD Pin Resistor Divider Calculations for the Typical Design

Using 公式 23 and then solving 公式 22 for R<sub>2</sub> yields an R<sub>2</sub> value of 18.3 kΩ.

$$V_{SCIN (MIN)} = 4 (3.3 + 0.6) - 1.5 V = 14.1 V \quad (24)$$

$$R_2 = (V_{IT(PFD,FALLING)} \times R_1) / (V_{SCIN (MIN)} - V_{\text{ripple on the SCIN pin}} - V_{IT(PFD,FALLING)}) \quad (25)$$

$$R_2 = (1.17 \times 200) / (14.1 - 0.5 - 1.17) \quad (26)$$




### 8.2.2.6 Summary of the Typical Application Design Components

表 4 summarizes the component values chosen through the design process for this application example.

表 4. Typical Application Design Example Components

COMPONENT	CALCULATED VALUE
$C_S$	330 nF, capacitance loss under long-term service is inevitable and must be considered in the design.
$R_S$	400 $\Omega$ , see the <a href="#">Checking for the Device Maximum <math>I_{SHUNT}</math> Current</a> section for the $R_S$ power-rating calculation.
$C_{SCIN}$	47 $\mu$ F, approximate the 49.2- $\mu$ F capacitor value resulting from the <a href="#">Calculating the Bulk Capacitor <math>C_{SCIN}</math></a> section.
$C_{SC1}$	1 $\mu$ F, select the minimum capacitor value specified in the <a href="#">Recommended Operating Conditions</a> table.
$C_{SC2}$	1 $\mu$ F, select the minimum capacitor value specified in the <a href="#">Recommended Operating Conditions</a> table.
$C_{LDO\_IN}$	1 $\mu$ F, select the typical capacitor value specified in the <a href="#">Recommended Operating Conditions</a> table.
$C_{LDO\_OUT}$	1 $\mu$ F, select the typical capacitor value specified in the <a href="#">Recommended Operating Conditions</a> table.
$R_1$	200 k $\Omega$ , select the maximum resistor value specified in the <a href="#">Recommended Operating Conditions</a> table.
$R_2$	18.7 k $\Omega$ , approximate the 18.3-k $\Omega$ resistor value from the <a href="#">PFD Pin Resistor Divider Calculations for the Typical Design</a> section.
$R_3$ and $R_4$	100 k $\Omega$ , select the maximum resistor values specified in the <a href="#">Recommended Operating Conditions</a> table.

### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The TPS7A78 is designed primarily to operate from an AC supply voltage  $\geq 18 V_{AC}$  and an input line frequency up to 20 kHz. To ensure that the output voltage is well regulated and that dynamic performance is optimum, the procedures and examples in the [Typical Application](#) section must be followed.

The TPS7A78 can also operate from a DC supply voltage from 17 V to 23 V depending on the output voltage. To ensure proper operation and ensure that the DC output voltage is well regulated, the DC supply voltage applied to the SCIN pin must be well regulated and greater than or equal to the minimum  $V_{UVLO\_SCIN}$  rising threshold specified in the [Electrical Characteristics](#) table.

## 10 Layout

### 10.1 Layout Guidelines

- Place the input and output capacitors as close to the TPS7A78 as possible
- Place the PFD resistor divider, if used, away from the AC+, AC– pins, and the switched-capacitor stage pins; if not used, tie the PFD pin to the common ground with the device GND pins
- Pull up the PG pin, if used, to the LDO\_OUT pin via a pullup resistor; otherwise, tie the PG pin to the common ground with the device GND pins
- Pull up the PF pin, if used, to the LDO\_IN pin via a pullup resistor; otherwise, tie the PF pin to the common ground with the device GND pins
- Follow the recommended creepage distance between the AC+ and AC– pin traces, and between these traces and other circuit traces
- Tie the AC+ and AC– pins to the device GND pins if only the DC input supply is used
- Place thermal vias around the device to distribute heat

### 10.2 Layout Example




图 37. Example Layout

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 开发支持

##### 11.1.1.1 评估模块

我们为您提供了评估模块 (EVM)，您可以借此对使用 TPS7A78 的电路性能进行初始评估。《TPS7A78EVM-011 评估模块》用户指南可在德州仪器 (TI) 网站的产品文件夹中获取，也可直接从 TI 网上商店购买。

##### 11.1.1.2 SIMPLIS 模型

可以通过 TPS7A78 产品文件夹的 [工具与软件](#) 选项卡获取该器件的 SIMPLIS 模型。

#### 11.1.2 器件命名规则

表 5. 器件命名规则<sup>(1)(2)</sup>

产品	V <sub>LDO_OUT</sub>
TPS7A78xx(x)yyyz	<p><b>xx(x)</b> 是标称输出电压。对于分辨率为 50mV 的输出电压，订购编号中使用两位数字；否则，使用三位数字（例如，33 = 3.3V；135 = 1.35V）。</p> <p><b>yyy</b> 为封装标识符。</p> <p><b>z</b> 为封装数量。R 表示大数量卷带，T 表示小数量卷带。</p>

(1) 要获得最新的封装和订货信息，请参阅本文档末尾的封装选项附录，或者访问器件产品文件夹（[www.ti.com.cn](http://www.ti.com.cn)）。

(2) 可提供 1.3V 至 5.0V 范围内的输出电压（以 50mV 为单位增量）。有关器件的详细信息和供货情况，请联系制造商。

### 11.2 文档支持

#### 11.2.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI)，《TPS7A78EVM-011 评估模块》用户指南
- 德州仪器 (TI)，《使用独立 ADC 的单相并联电表参考设计》设计指南
- 德州仪器 (TI)，《适用于电网应用的离线（非隔离式）交流/直流电源架构参考设计》设计指南

#### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

#### 11.4 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

#### 11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS7A7833PWPR</a>	Active	Production	HTSSOP (PWP)   14	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7833
TPS7A7833PWPR.A	Active	Production	HTSSOP (PWP)   14	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7833
<a href="#">TPS7A7833PWPT</a>	Active	Production	HTSSOP (PWP)   14	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7833
TPS7A7833PWPT.A	Active	Production	HTSSOP (PWP)   14	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7833
<a href="#">TPS7A7836PWPR</a>	Active	Production	HTSSOP (PWP)   14	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7836
TPS7A7836PWPR.A	Active	Production	HTSSOP (PWP)   14	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7836
<a href="#">TPS7A7836PWPT</a>	Active	Production	HTSSOP (PWP)   14	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7836
TPS7A7836PWPT.A	Active	Production	HTSSOP (PWP)   14	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7836
<a href="#">TPS7A7850PWPR</a>	Active	Production	HTSSOP (PWP)   14	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7850
TPS7A7850PWPR.A	Active	Production	HTSSOP (PWP)   14	3000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7850
<a href="#">TPS7A7850PWPT</a>	Active	Production	HTSSOP (PWP)   14	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7850
TPS7A7850PWPT.A	Active	Production	HTSSOP (PWP)   14	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	S7A7850

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A7833PWPR	HTSSOP	PWP	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A7833PWPT	HTSSOP	PWP	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A7836PWPR	HTSSOP	PWP	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A7836PWPT	HTSSOP	PWP	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A7850PWPR	HTSSOP	PWP	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7A7850PWPT	HTSSOP	PWP	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A7833PWPR	HTSSOP	PWP	14	3000	353.0	353.0	32.0
TPS7A7833PWPT	HTSSOP	PWP	14	250	353.0	353.0	32.0
TPS7A7836PWPR	HTSSOP	PWP	14	3000	353.0	353.0	32.0
TPS7A7836PWPT	HTSSOP	PWP	14	250	353.0	353.0	32.0
TPS7A7850PWPR	HTSSOP	PWP	14	3000	353.0	353.0	32.0
TPS7A7850PWPT	HTSSOP	PWP	14	250	353.0	353.0	32.0

## GENERIC PACKAGE VIEW


**PWP 14**

**PowerPAD TSSOP - 1.2 mm max height**

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224995/A





# EXAMPLE BOARD LAYOUT

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4229706/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 12X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.91 X 2.90
0.125	2.60 X 2.59 (SHOWN)
0.15	2.37 X 2.36
0.175	2.20 X 2.19

4229706/B 12/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司