











TPS7A52-Q1

ZHCSHE2B - SEPTEMBER 2017-REVISED JUNE 2018

TPS7A52-Q1 2A 高精度汽车级低噪声 LDO 稳压器


1 特性

- 符合汽车类应用的 标准
- 符合面向汽车应用的 AEC-Q100 标准:
 - 温度等级 1: -40°C ≤ T_A ≤ +125°C
 - HBM ESD 分类等级 2
 - CDM ESD 分类等级 C4A
- 扩展结温 (T₁) 范围: -40°C 至 +150°C
- 输入电压范围:
 - 无偏置: 1.4V 至 6.5V
 - 有偏置: 1.1V 至 6.5V
- 可调输出电压范围: 0.8V 至 5.2V
- 低压降: 2A 电流时为 115mV(最大值)(带偏置)
- 输出电压噪声: 4.4µV_{RMS}
- 线路、负载和温度范围内的偏置精度最大值为 1%
- 电源纹波抑制:
 - 500kHz 时为 40dB
- 可调软启动浪涌控制
- 开漏电源正常 (PG) 输出
- 封装:
 - 3.5mm x 3.5mm 20 引脚 VQFN
 - 具有可湿性侧面和高 CTE (12ppm/°C) 塑封料的 4mm × 4mm 20 引脚 VQFNP

2 应用

- 远程信息处理控制单元
- 信息娱乐系统和仪表组
- 高速接口(PLL 和 VCO)

为射频组件供电



3 说明

器件 TPS7A52-Q1 是一款低噪声 (4.4μV_{RMS})、低压差 线性稳压器 (LDO),可提供 2A 拉电流,同时最大压差 仅为 115mV。该器件的输出电压可通过外部电阻分压器进行调节,范围为 0.8V 至 5.2V。

TPS7A52-Q1 集低噪声 (4.4μV_{RMS})、高 PSRR 和高输出电流能力等特性于一体,非常适合为雷达功率和信息娱乐等应用中的噪声敏感型组件供电。此器件的优秀性能可抑制电源产生的相位噪声和时钟抖动,因此非常适合为射频放大器、雷达传感器和芯片组供电。射频放大器尤其受益于该器件的高性能和 5.0V 输出能力。

对于需要以低输入电压和低输出 (LILO) 电压运行的数字负载 (例如专用集成电路 (ASIC)、现场可编程门阵列 (FPGA) 和数字信号处理器 (DSP)),TPS7A52-Q1所具备的极高的精度(在负载和温度范围内可达1%)、遥感功能、出色的瞬态性能和软启动能力可确保实现出色的系统性能。


TPS7A52-Q1 器件的多功能性使其成为许多要求严苛的 应用的首选组件。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS7A52-Q1	超薄四方扁平无引线封装 (VQFN) (20)	3.50mm x 3.50mm
	可湿性侧面 VQFNP (20)	4.00mm x 4.00mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的封装选项附

输出电压噪声与 频率和输出电压间的关系





\neg	\Rightarrow
-	ملب
-	w

1	特性1	8	Application and Implementation	20
2	应用 1		8.1 Application Information	20
3	说明 1		8.2 Typical Application	28
4	修订历史记录	9	Power Supply Recommendations	29
5	Pin Configuration and Functions	10	Layout	30
6	Specifications4		10.1 Layout Guidelines	
•	6.1 Absolute Maximum Ratings 4		10.2 Layout Example	3 [,]
	6.2 ESD Ratings	11	器件和文档支持	32
	6.3 Recommended Operating Conditions 4		11.1 器件支持	32
	6.4 Thermal Information		11.2 文档支持	32
	6.5 Electrical Characteristics5		11.3 接收文档更新通知	33
	6.6 Typical Characteristics 7		11.4 社区资源	33
7	Detailed Description		11.5 商标	33
	7.1 Overview		11.6 静电放电警告	33
	7.2 Functional Block Diagram 14		11.7 术语表	
	7.3 Feature Description	12	机械、封装和可订购信息	33
	7.4 Device Functional Modes 19			

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision A (February 2018) to Revision B	Page
已添加 添加了新的 RTK (VQFNP) 封装和相关内容	1
• 己更改 plots at I _{OUT} > 2 A in <i>Typical Characteristics</i> section to match values shown in <i>Specifications</i> section	7
• 己更改 all I _{OUT} test conditions from 3 A to 2 A to match values shown in <i>Specifications</i> section	7
• 已更改 all plots to use default C _{OUT} = 22 μF	7
• 已更改 Figure 48 to load transient plot	29
• 已更改 Figure 49 to noise plot	29
Changes from Original (September 2017) to Revision A	Page
Changes from Original (deptember 2017) to Nevision A	ı aye


已更改 从产品预览更改为生产数据(有效)......1



5 Pin Configuration and Functions

RGR Package 3.5-mm × 3.5-mm, 20-Pin VQFN **Top View** GND PUO OUT z Z ا∟ 20 18 17 16 OUT 15 IN NC ΕN Thermal FΒ NR/SS Pad PG BIAS DNC NC GND 2 2 2 Not to scale

RTK Package 4-mm × 4-mm, 20-Pin VQFNP With Wettable Flanks Top View



Pin Functions

PIN			
NAME	NO.	I/O	DESCRIPTION
BIAS	12	I	BIAS supply voltage. This pin enables the use of low-input voltage, low-output (LILO) voltage conditions (that is, $V_{IN} = 1.2 \text{ V}$, $V_{OUT} = 1 \text{ V}$) to reduce power dissipation across the die. The use of a BIAS voltage improves dc and ac performance for $V_{IN} \leq 2.2 \text{ V}$. A 10- μ F capacitor or larger must be connected between this pin and ground. If not used, this pin must be left floating or tied to ground.
DNC	5	_	Do not connect
EN	14	I	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. If enable functionality is not required, this pin must be connected to IN or BIAS.
FB	3	I	Feedback pin connected to the error amplifier. Although not required, a 10-nF feed-forward capacitor from FB to OUT (as close to the device as possible) is recommended to maximize ac performance. The use of a feed-forward capacitor can disrupt PG (power good) functionality.
GND	8, 18	_	Ground pin. These pins must be connected to ground, the thermal pad, and each other with a low-impedance connection.
IN	15-17	ı	Input supply voltage pin. A 10-μF or larger ceramic capacitor (5 μF or greater of capacitance) from IN to ground is recommended to reduce the impedance of the input supply. Place the input capacitor as close to the input as possible.
NC	2, 6, 7, 9, 10, 11	_	No internal connection
NR/SS	13	_	Noise-reduction and soft-start pin. Connecting an external capacitor between this pin and ground reduces reference voltage noise and also enables the soft-start function. Although not required, a 10-nF or larger capacitor is recommended to be connected from NR/SS to GND (as close to the pin as possible) to maximize ac performance.
OUT	1, 19, 20	0	Regulated output pin. A 22-µF or larger ceramic capacitor (10 µF or greater of capacitance) from OUT to ground is required for stability and must be placed as close to the output as possible. Minimize the impedance from the OUT pin to the load.
PG	4	0	Active-high, power-good pin. An open-drain output indicates when the output voltage reaches $V_{IT(PG)}$ of the target. The use of a feed-forward capacitor may disrupt PG (power good) functionality.
Thermal pad	Thermal pad	_	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.



6 Specifications

6.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	IN, BIAS, PG, EN	-0.3	7.0	
Voltage	IN, BIAS, PG, EN (5% duty cycle, pulse duration = 200 μs)	-0.3	7.5	V
Voltage	OUT ⁽²⁾	-0.3	$V_{IN} + 0.3$	V
	NR/SS, FB	-0.3	3.6	
Current	OUT	Interna	lly limited	Α
Current	PG (sink current into device)		5	mA
Tomporatura	Operating junction, T _J	- 55	150	°C
Temperature	Storage, T _{stg}	- 55	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
.,	Floatroatatio discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per AEC Q100-011	±500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage range	1.1		6.5	V
V _{BIAS}	Bias supply voltage range ⁽¹⁾	3.0		6.5	V
V _{OUT}	Output voltage range (2)	0.8		5	V
V _{EN}	Enable voltage range	0		V _{IN}	V
I _{OUT}	Output current	0		2	Α
C _{IN}	Input capacitor	10	22		μF
C _{BIAS}	Bias capacitor	10			μF
R _{PG}	Power-good pullup resistance	10		100	kΩ
C _{NR/SS}	NR/SS capacitor		10		nF
C _{FF}	Feed-forward capacitor		10		nF
R ₁	Top resistor value in feedback network for adjustable operation ⁽³⁾		12.1		kΩ
R ₂	Bottom resistor value in feedback network for adjustable operation		160		kΩ
T _J	Operating junction temperature	-40		150	°C

⁽¹⁾ BIAS supply is required when the V_{IN} supply is below 1.4 V. Conversely, no BIAS supply is required when the V_{IN} supply is higher than or equal to 1.4 V. A BIAS supply helps improve dc and ac performance for $V_{IN} \le 2.2$ V.

⁽²⁾ The absolute maximum rating is V_{IN} + 0.3 V or 7.0 V, whichever is smaller.

⁽²⁾ This output voltage range does not include device accuracy or accuracy of the feedback resistors.

⁽³⁾ The 12.1-k Ω resistor is selected to optimize PSRR and noise by matching the internal R₁ value.



6.4 Thermal Information

		TPS7/	TPS7A52-Q1			
	THERMAL METRIC ⁽¹⁾	RGR (VQFN)	RTK (VQFNP)	UNIT		
		20 PINS	20 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	43.4	39.9	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36.8	32.1	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	17.6	16.9	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	0.8	0.4	°C/W		
Y_{JB}	Junction-to-board characterization parameter	17.6	16.9	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.4	1.6	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 Electrical Characteristics

over operating junction temperature range (T_J = -40° C to +150°C), V_{IN} = 1.4 V or V_{IN} = V_{OUT(nom)} + 0.4 V (whichever is greater), V_{BIAS} = open, V_{OUT(nom)} = 0.8 V⁽¹⁾, OUT connected to 50 Ω to GND⁽²⁾, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 22 μ F, C_{NR/SS} without C_{FF}, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted); typical values are at T_J = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{FB}	Feedback voltage				0.8		V
V _{NR/SS}	NR/SS pin voltage				0.8		V
V _{UVLO1+(IN)}	Rising input supply	UVLO with BIAS	V _{IN} rising with V _{BIAS} = 3.0 V		1.02	1.09	V
V _{HYS1(IN)}	V _{UVLO1(IN)} hysteresi	S	V _{BIAS} = 3.0 V		320		mV
V _{UVLO1-(IN)}	Falling input supply	UVLO with BIAS	V_{IN} falling with $V_{BIAS} = 3.0 \text{ V}$	0.55	0.711		V
V _{UVLO2+(IN)}	Rising input supply	UVLO without BIAS	V _{IN} rising		1.31	1.39	V
V _{HYS2(IN)}	V _{UVLO2(IN)} hysteresi	s			253		mV
V _{UVLO2-(IN)}	Falling input supply	UVLO without BIAS	V _{IN} falling	0.65	1.064		V
V _{UVLO+(BIAS)}	Rising bias supply	UVLO	V _{BIAS} rising, V _{IN} = 1.1 V		2.83	2.9	V
V _{UVLO-(BIAS)}	Falling bias supply	UVLO	V _{BIAS} falling, V _{IN} = 1.1 V	2.45	2.531		V
V _{HYS(BIAS)}	V _{UVLO(BIAS)} hysteres	sis	V _{IN} = 1.1 V		290		mV
		Range		0.8		5.2	V
		Accuracy	$0.8 \text{ V} \le \text{V}_{\text{OUT}} \le 5.15 \text{ V}, 5 \text{ mA} \le \text{I}_{\text{OUT}} \le 2 \text{ A, over}$ V_{IN} , $-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}$	-2.0%		1.0%	
V _{OUT}	Output voltage	Accuracy with BIAS	$V_{IN} = 1.1 \text{ V}, 5 \text{ mA} \le I_{OUT} \le 2 \text{ A}, 3.0 \text{ V} \le V_{BIAS} \le 6.5 \text{ V}, -40^{\circ}\text{C} < T_{J} < 150^{\circ}\text{C}$	-1.75%		0.75%	
		Accuracy	$0.8 \text{ V} \le \text{V}_{\text{OUT}} \le 5.15 \text{ V}, 5 \text{ mA} \le \text{I}_{\text{OUT}} \le 2 \text{ A, over}$ $\text{V}_{\text{IN}}, -40^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}$	-1%		1%	
		Accuracy with BIAS	$V_{IN} = 1.1 \text{ V, 5 mA} \le I_{OUT} \le 2 \text{ A, } 3.0 \text{ V} \le V_{BIAS} \le 6.5 \text{ V, } -40^{\circ}\text{C} < T_{J} < 125^{\circ}\text{C}$	-0.75%		0.75%	
$\Delta V_{OUT} / \Delta V_{IN}$	Line regulation		I _{OUT} = 5 mA, 1.4 V ≤ V _{IN} ≤ 6.5 V		0.03		mV/V
			$5 \text{ mA} \le I_{OUT} \le 2 \text{ A}, 3.0 \text{ V} \le V_{BIAS} \le 6.5 \text{ V},$ $V_{IN} = 1.1 \text{ V}$		0.07		
$\Delta V_{OUT} / \Delta I_{OUT}$	Load regulation		5 mA ≤ I _{OUT} ≤ 2 A		0.08		mV/A
			5 mA ≤ I _{OUT} ≤ 2 A, V _{OUT} = 5.2 V		0.04		
			V _{IN} = 1.4 V, I _{OUT} = 2 A, V _{FB} = 0.8 V – 3%		103	190	
			V _{IN} = 5.3 V, I _{OUT} = 2 A, V _{FB} = 0.8 V – 3%		135	220	
		RGR package	V _{IN} = 5.5 V, I _{OUT} = 2 A, V _{FB} = 0.8 V – 3%		157	300	mV
			$V_{IN} = 1.1 \text{ V}, 3.0 \text{ V} \le V_{BIAS} \le 6.5 \text{ V},$ $I_{OUT} = 2 \text{ A}, V_{FB} = 0.8 \text{ V} - 3\%$		73	120	
V_{DO}	Dropout voltage		V _{IN} = 1.4 V, I _{OUT} = 2 A, V _{FB} = 0.8 V – 3%			215	
			V _{IN} = 5.3 V, I _{OUT} = 2 A, V _{FB} = 0.8 V – 3%			265	
		RTK package	V _{IN} = 5.5 V, I _{OUT} = 2 A, V _{FB} = 0.8 V – 3%			340	mV
			$V_{IN} = 1.1 \text{ V}, 3.0 \text{ V} \le V_{BIAS} \le 6.5 \text{ V},$ $I_{OUT} = 2 \text{ A}, V_{FB} = 0.8 \text{ V} - 3\%$			145	

 $V_{OUT(nom)}$ is the expected V_{OUT} value set by the external feedback resistors. This 50- Ω load is disconnected when the test conditions specify an I_{OUT} value.




Electrical Characteristics (continued)

over operating junction temperature range (T_J = -40° C to +150°C), V_{IN} = 1.4 V or V_{IN} = V_{OUT(nom)} + 0.4 V (whichever is greater), V_{BIAS} = open, V_{OUT(nom)} = 0.8 V⁽¹⁾, OUT connected to 50 Ω to GND⁽²⁾, V_{EN} = 1.1 V, C_{IN} = 10 μ F, C_{OUT} = 22 μ F, C_{NR/SS} without C_{FF}, and PG pin pulled up to V_{IN} with 100 k Ω (unless otherwise noted); typical values are at T_J = 25°C

	PARAMETER	TEST CONDIT	ions	MIN	TYP	MAX	UNIT
I _{LIM}	Output current limit	V_{OUT} forced at 0.9 × $V_{OUT(non)}$ $V_{IN} = V_{OUT(nom)} + 0.4 \text{ V}$	V _{OUT} forced at 0.9 × V _{OUT(nom)} , V _{IN} = V _{OUT(nom)} + 0.4 V		3.3	4	А
I _{SC}	Short-circuit current limit	$R_{LOAD} = 20 \text{ m}\Omega$			1.0		Α
		V _{IN} = 6.5 V, I _{OUT} = 5 mA			3	4	
I _{GND}	GND pin current	V _{IN} = 1.4 V, I _{OUT} = 2 A			3.7	5	mA
		Shutdown, PG = open, V _{IN} =	6.5 V, V _{EN} = 0.5 V			25	μA
I _{EN}	EN pin current	V _{IN} = 6.5 V, V _{EN} = 0 V and 6		-0.5		0.5	μA
I _{BIAS}	BIAS pin current	V _{IN} = 1.1 V, V _{BIAS} = 6.5 V, V _{OUT(nom)} = 0.8 V, I _{OUT} = 2 A			2.3	3.5	mA
V _{IL(EN)}	EN pin low-level input voltage (disable device)					0.5	V
V _{IH(EN)}	EN pin high-level input voltage (enable device)			1.1			V
V _{IT-(PG)}	PG pin threshold	For falling V _{OUT}		0.82V _{OUT}	0.88V _{OUT}	0.93V _{OUT}	V
V _{HYS(PG)}	PG pin hysteresis				0.02V _{OUT}		V
V _{IT+(PG)}	PG pin threshold	For rising V _{OUT}		0.84V _{OUT}	0.90V _{OUT}	0.95V _{OUT}	V
$V_{OL(PG)}$	PG pin low-level output voltage	$V_{OUT} < V_{IT(PG)}$, $I_{PG} = -1$ mA (current into device)				0.4	V
I _{lkg(PG)}	PG pin leakage current	$V_{OUT} > V_{IT(PG)}$, $V_{PG} = 6.5 \text{ V}$				1	μΑ
I _{NR/SS}	NR/SS pin charging current	$V_{NR/SS} = GND, V_{IN} = 6.5 V$		4.0	6.5	10	μA
I _{FB}	FB pin leakage current	V _{IN} = 6.5 V		-100		100	nA
			f = 10 kHz, V _{OUT} = 0.8 V, V _{BIAS} = 5.0 V		42		
PSRR	Power-supply ripple rejection	$V_{IN} - V_{O~UT} = 0.4 \text{ V},$ $I_{OUT} = 2 \text{ A, } C_{NR/SS} = 100 \text{ nF},$ $C_{FF} = 10 \text{ nF},$	f = 500 kHz, V _{OUT} = 0.8 V, V _{BIAS} = 5.0 V		39		dB
		C _{OUT} = 22 μF	f = 10 kHz, V _{OUT} = 5.0 V		40		
			f = 500 kHz, V _{OUT} = 5.0 V		25		
V	Output noise voltage	$\begin{aligned} & \text{BW} = 10 \text{ Hz to } 100 \text{ kHz}, \text{ V}_{\text{IN}} \\ & \text{V}_{\text{OUT}} = 0.8 \text{ V}, \text{V}_{\text{BIAS}} = 5.0 \text{ V}, \text{I} \\ & \text{C}_{\text{NR/SS}} = 100 \text{ nF}, \text{C}_{\text{FF}} = 10 \text{ nf} \end{aligned}$	_{OUT} = 2 A,		4.4		uV.
V _n	Output Hoise vollage	BW = 10 Hz to 100 kHz, $V_{OUT} = 5.0 \text{ V, } I_{OUT} = 2 \text{ A, } C_{NR/SS} = 100 \text{ nF,}$ $C_{FF} = 10 \text{ nF, } C_{OUT} = 22 \mu\text{F}$			7.7		μV _{RMS}
т	Thormal abutdown tomporative	Shutdown, temperature incre	easing		160		°C
T_{SD}	Thermal shutdown temperature	Reset, temperature decreasi	eset, temperature decreasing		140		.0



6.6 Typical Characteristics



TEXAS INSTRUMENTS

Typical Characteristics (接下页)

at T_A = 25°C, V_{IN} = 1.4 V or V_{IN} = $V_{OUT(NOM)}$ + 0.4 V (whichever is greater), V_{BIAS} = open, $V_{OUT(NOM)}$ = 0.8 V, V_{EN} = 1.1 V, C_{OUT} = 22 μ F, $C_{NR/SS}$ = 0 nF, C_{FF} = 0 nF, and PG pin pulled up to V_{IN} with 100 $k\Omega$ (unless otherwise noted)





图 11. Output Noise vs Frequency and VIN

图 12. Output Noise vs Frequency and CNR/SS




Typical Characteristics (接下页)




TEXAS INSTRUMENTS

Typical Characteristics (接下页)






Typical Characteristics (接下页)




TEXAS INSTRUMENTS


Typical Characteristics (接下页)





Typical Characteristics (接下页)







7 Detailed Description


7.1 Overview

The TPS7A52-Q1 is a high-current (2 A), low-noise (4.4 μV_{RMS}), high accuracy (1%) low-dropout linear voltage regulator with an input range of 1.1 V to 6.5 V, an output voltage range of 0.8 V to 5.2 V. The TPS7A52-Q1 has an integrated charge pump for ease of use, and an external bias rail to allow for the lowest dropout across the entire output voltage range. $\frac{1}{8}$ 1 categorizes the functions shown in the *Functional Block Diagram* section. These features make the TPS7A52-Q1 a robust solution to solve many challenging problems by generating a clean, accurate power supply in a variety of applications.

表 1. Device Features

VOLTAGE REGULATION	GE REGULATION SYSTEM START-UP	
High accuracy	Programmable soft start	Foldback current limit
Low-noise, high-PSRR output	No sequencing requirement between BIAS, IN, and EN	
Foot transient response	Power-good output	Thermal shutdown
Fast transient response	Start-up with negative bias on OUT	

7.2 Functional Block Diagram





7.3 Feature Description


7.3.1 Voltage Regulation Features

7.3.1.1 DC Regulation

As shown in \boxtimes 39, an LDO functions as a class-B amplifier in which the input signal is the internal reference voltage (V_{REF}). V_{REF} is designed to have a very low bandwidth at the input to the error amplifier through the use of a low-pass filter ($V_{NR/SS}$).

As such, the reference can be considered as a pure dc input signal. The low output impedance of an LDO comes from the combination of the output capacitor and pass element. The pass element also presents a high input impedance to the source voltage when operating as a current source. A positive LDO can only source current because of the class-B architecture.

This device achieves a maximum of 1% output voltage accuracy primarily because of the high-precision band-gap voltage (V_{BG}) that creates V_{REF} . The low dropout voltage (V_{DO}) reduces the thermal power dissipation required by the device to regulate the output voltage at a given current level, thereby improving system efficiency. These features combine to make this device a good approximation of an ideal voltage source.



NOTE: $V_{OUT} = V_{REF} \times (1 + R_1 / R_2)$.

图 39. Simplified Regulation Circuit

7.3.1.2 AC and Transient Response

The LDO responds quickly to a transient (large-signal response) on the input supply (line transient) or the output current (load transient) resulting from the LDO high-input impedance and low output-impedance across frequency. This same capability also means that the LDO has a high power-supply rejection ratio (PSRR) and, when coupled with a low internal noise-floor (V_n) , the LDO approximates an ideal power supply in ac (small-signal) and large-signal conditions.

The choice of external component values optimizes the small- and large-signal response. The NR/SS capacitor $(C_{NR/SS})$ and feed-forward capacitor (C_{FF}) easily reduce the device noise floor and improve PSRR.



Feature Description (接下页)

7.3.2 System Start-Up Features

In many different applications, the power-supply output must turn on within a specific window of time to either provide proper operation of the load or to minimize the loading on the input supply or other sequencing requirements. The LDO start-up is well-controlled and user-adjustable, solving the demanding requirements faced by many power-supply design engineers in a simple fashion.

7.3.2.1 Programmable Soft Start (NR/SS Pin)

Soft start directly controls the output start-up time and indirectly controls the output current during start-up (inrush current).

The external capacitor at the NR/SS pin ($C_{NR/SS}$), as shown in \boxtimes 40, sets the output start-up time by setting the rise time of the internal reference ($V_{NR/SS}$).




图 40. Simplified Soft-Start Circuit

7.3.2.2 Internal Sequencing

Controlling when a single power supply turns on can be difficult in a power distribution network (PDN) because of the high power levels inherent in a PDN, and the variations between all of the supplies. 图 41 and 表 2 show that the LDO turnon and turnoff time is set by the enable circuit (EN) and undervoltage lockout circuits (UVLO_{1,2(IN)} and UVLO_{BIAS}).




图 41. Simplified Turnon Control

表 2. Internal Sequencing Functionality Table

INPUT VOLTAGE	BIAS VOLTAGE	ENABLE STATUS	LDO STATUS	ACTIVE DISCHARGE	POWER GOOD
	V _{BIAS} ≥ V _{UVLO(BIAS)}	EN = 1	On	Off	$PG = 1 \text{ when } V_{OUT} \ge V_{IT(PG)}$
$V_{IN} \ge V_{UVLO_{1,2}(IN)}$	22	EN = 0	Off	On	
	V _{BIAS} < V _{UVLO(BIAS)} +V _{HYS(BIAS)}		Off		PG = 0
$V_{IN} < V_{UVLO_1,2(IN)} - V_{HYS1,2(IN)}$	BIAS = don't care	EN = don't care	Off	On ⁽¹⁾	PG = 0
IN = don't care	V _{BIAS} ≥ V _{UVLO(BIAS)}		Off		

(1) The active discharge remains on as long as V_{IN} or V_{BIAS} provides enough headroom for the discharge circuit to function.



7.3.2.2.1 Enable (EN)

The enable signal (V_{EN}) is an active-high digital control that enables the LDO when the enable voltage is past the rising threshold $(V_{EN} \ge V_{IH(EN)})$ and disables the LDO when the enable voltage is below the falling threshold $(V_{EN} \le V_{IL(EN)})$. The exact enable threshold is between $V_{IH(EN)}$ and $V_{IL(EN)}$ because EN is a digital control. Connect EN to V_{IN} if enable functionality is not desired.

7.3.2.2.2 Undervoltage Lockout (UVLO) Control

The UVLO circuits respond quickly to glitches on IN or BIAS and attempts to disable the output of the device if either of these rails collapse.

7.3.2.2.3 Active Discharge

When either EN or UVLO is low, the device connects a resistor of several hundred ohms from V_{OUT} to GND, discharging the output capacitance.

Do not rely on the active discharge circuit for discharging large output capacitors when the input voltage drops below the targeted output voltage. Current flows from the output to the input (reverse current) when $V_{OUT} > V_{IN}$, which can cause damage to the device (when $V_{OUT} > V_{IN} + 0.3 \text{ V}$).

7.3.2.3 Power-Good Output (PG)

The PG signal provides an easy solution to meet demanding sequencing requirements because PG signals when the output nears its nominal value. PG can be used to signal other devices in a system when the output voltage is near, at, or above the set output voltage (V_{OUT(nom)}).

図 42 shows a simplified schematic.

The PG signal is an open-drain digital output that requires a pullup resistor to a voltage source and is active high. The PG circuit sets the PG pin into a high-impedance state to indicate that the power is good.

Using a large feed-forward capacitor (C_{FF}) delays the output voltage and, because the PG circuit monitors the FB pin, the PG signal can indicate a false positive.




图 42. Simplified PG Circuit



7.3.3 Internal Protection Features

In many applications, fault events can occur that damage devices in the system. Short circuits and excessive heat are the most common fault events for power supplies. The TPS7A52-Q1 implements circuitry to protect the device and its load during these events. Continuously operating in these fault conditions or above a junction temperature of 140°C is not recommended because the long-term reliability of the device is reduced.

7.3.3.1 Foldback Current Limit (I_{Cl})

The internal current limit circuit is used to protect the LDO against high load-current faults or shorting events. During a current-limit event, the LDO sources constant current; therefore, the output voltage falls with decreased load impedance. Thermal shutdown can activate during a current limit event because of the high power dissipation typically found in these conditions. For proper operation of the current limit, minimize the inductances to the input and load. Continuous operation in current limit is not recommended.

7.3.3.2 Thermal Protection (T_{sd})

The thermal shutdown circuit protects the LDO against excessive heat in the system, either resulting from current limit or high ambient temperature.

The output of the LDO turns off when the LDO temperature (junction temperature, T_J) exceeds the rising thermal shutdown temperature. The output turns on again after T_J decreases below the falling thermal shutdown temperature.

A high power dissipation across the device, combined with a high ambient temperature (T_A), can cause T_J to be greater than or equal to T_{sd} , triggering the thermal shutdown and causing the output to fall to 0 V. The LDO can cycle on and off when thermal shutdown is reached under these conditions.



7.4 Device Functional Modes

表 3 provides a quick comparison between the regulation and disabled operation.

表 3. Device Functional Modes Comparison

OPERATING	IG PARAMETER									
MODE	V _{IN}	V _{BIAS}	EN	I _{OUT}	TJ					
Regulation (1)	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{BIAS} \ge V_{UVLO(BIAS)}^{(2)}$	$V_{EN} > V_{IH(EN)}$	I _{OUT} < I _{CL}	$T_J \le T_{J(maximum)}$					
Disabled ⁽³⁾	$V_{IN} < V_{UVLO_{1,2(IN)}}$	V _{BIAS} < V _{UVLO(BIAS)}	$V_{EN} < V_{IL(EN)}$	_	$T_J > T_{sd}$					

- (1) All table conditions must be met.
- (2) V_{BIAS} is only required for $V_{IN} < 1.4 \text{ V}$.
- (3) The device is disabled when any condition is met.

7.4.1 Regulation

The device regulates the output to the nominal output voltage when all the conditions in 表 3 are met.

7.4.2 Disabled

When disabled, the pass device is turned off, the internal circuits are shut down, and the output voltage is actively discharged to ground by an internal resistor from the output to ground. See the *Active Discharge* section for additional information.

7.4.3 Current Limit Operation

During a current-limit event, the LDO regulates the output current instead of the output voltage; therefore, the output voltage falls with decreased load impedance.



8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

8.1.1 Recommended Capacitor Types

The TPS7A52-Q1 is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input, output, and noise-reduction pin (NR, pin 13). Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature. The use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature. Make sure to derate ceramic capacitors by at least 50%. The input and output capacitors recommended herein account for a capacitance derating of approximately 50%, but at high V_{IN} and V_{OUT} conditions ($V_{\text{IN}} = 5.5 \text{ V}$ to $V_{\text{OUT}} = 5.0 \text{ V}$), the derating can be greater than 50%, and must be taken into consideration.

8.1.1.1 Input and Output Capacitor Requirements (C_{IN} and C_{OUT})

The TPS7A52-Q1 is designed and characterized for operation with ceramic capacitors of 22 μ F or greater (10 μ F or greater of capacitance) at the output and 10 μ F or greater (5 μ F or greater of capacitance) at the input. Use at least a 22- μ F capacitor at the input to minimize input impedance. Place the input and output capacitors as near as practical to the respective input and output pins in order to minimize trace parasitics. If the trace inductance from the input supply to the TPS7A52-Q1 is high, a fast current transient can cause V_{IN} to ring above the absolute maximum voltage rating and damage the device. This situation can be mitigated by additional input capacitors to dampen and keep the ringing below the device absolute maximum ratings.



Application Information (接下页)

8.1.1.2 Noise-Reduction and Soft-Start Capacitor ($C_{NR/SS}$)

The TPS7A52-Q1 features a programmable, monotonic, voltage-controlled soft start that is set with an external capacitor ($C_{NR/SS}$). Use an external $C_{NR/SS}$ to minimize inrush current into the output capacitors. This soft-start feature eliminates power-up initialization problems when powering field-programmable gate arrays (FPGAs), digital signal processors (DSPs), or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.

To achieve a monotonic start-up, the TPS7A52-Q1 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage approaches the internal reference. The soft-start ramp time depends on the soft-start charging current ($I_{NR/SS}$), the soft-start capacitance ($C_{NR/SS}$), and the internal reference ($V_{NR/SS}$). 公式 1 calculates soft-start ramp time:

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS}$$
(1)

I_{NR/SS} is provided in the *Electrical Characteristics* table and has a typical value of 6.2 μA.

The noise-reduction capacitor, in conjunction with the noise-reduction resistor, forms a low-pass filter (LPF) that filters out the noise from the reference before being gained up with the error amplifier, thereby reducing the device noise floor. The LPF is a single-pole filter and $\Delta \pm 2$ calculates the cutoff frequency. The typical value of R_{NR} is 250 kΩ. Increasing the $C_{NR/SS}$ capacitor has a greater affect because the output voltage increases when the noise from the reference is gained up even more at higher output voltages. For low-noise applications, a 10-nF to 1-μF $C_{NR/SS}$ is recommended.

$$f_{\text{cutoff}} = 1/\left(2 \times \pi \times R_{\text{NR}} \times C_{\text{NR/SS}}\right) \tag{2}$$

8.1.1.3 Feed-Forward Capacitor (C_{FF})

Although a feed-forward capacitor (C_{FF}) from the FB pin to the OUT pin is not required to achieve stability, a 10-nF external feed-forward capacitor optimizes the transient, noise, and PSRR performance. A higher capacitance C_{FF} can be used; however, the start-up time is longer and the power-good signal can incorrectly indicate that the output voltage is settled. For a detailed description, see *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator*.

8.1.2 Soft-Start and Inrush Current

Soft start refers to the ramp-up characteristic of the output voltage during LDO turnon after EN and UVLO achieve threshold voltage. The noise-reduction capacitor serves a dual purpose of both governing output noise reduction and programming the soft-start ramp during turnon.

Inrush current is defined as the current into the LDO at the IN pin during start-up. Inrush current then consists primarily of the sum of load current and the current used to charge the output capacitor. This current is difficult to measure because the input capacitor must be removed, which is not recommended. However, $\triangle \vec{x}$ 3 can be used to estimate this soft-start current:

$$I_{OUT(t)} = \left[\frac{C_{OUT} \times dV_{OUT}(t)}{dt}\right] + \left[\frac{V_{OUT}(t)}{R_{LOAD}}\right]$$

where:

- V_{OUT}(t) is the instantaneous output voltage of the turnon ramp
- $dV_{OUT}(t)$ / dt is the slope of the V_{OUT} ramp
- R_{LOAD} is the resistive load impedance (3)



Application Information (接下页)

8.1.3 Optimizing Noise and PSRR

Improve the ultra-low noise floor and PSRR of the device by careful selection of:

- C_{NR/SS} for the low-frequency range
- C_{FF} in the midband frequency range
- C_{OUT} for the high-frequency range
- V_{IN} V_{OUT} for all frequencies, and
- V_{BIAS} at lower input voltages

A larger noise-reduction capacitor improves low-frequency PSRR by filtering any noise coupling from the input into the reference. To improve midband PSRR, use the feed-forward capacitor to place pole-zero pair near the edge of the loop bandwidth and push out the loop bandwidth. Use larger output capacitors to improve high-frequency PSRR.

A higher input voltage improves the PSRR by giving the device more headroom to respond to noise on the input. A bias rail also improves PSRR at lower input voltages because greater headroom is provided for the internal circuits.

The noise-reduction capacitor filters out low-frequency noise from the reference, and the feed-forward capacitor reduces output voltage noise by filtering out the midband frequency noise. However, a large feed-forward capacitor can create new issues that are discussed in *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator*.

Use a large output capacitor to reduce high-frequency output voltage noise. Additionally, a bias rail or higher input voltage improves the noise because greater headroom is provided for the internal circuits.

 $\bar{\mathbf{x}}$ 4 lists the output voltage noise for the 10-Hz to 100-kHz band at a 5.0-V output for a variety of conditions with an input voltage of 5.5 V, an R₁ of 12.1 kΩ, and a load current of 2 A. The 5.0-V output was used because this output is the worst-case condition for output voltage noise.

OUTPUT VOLTAGE NOISE (μV _{RMS})	C _{NR/SS} (nF)	C _{FF} (nF)	С _{оит} (µF)
11.7	10	10	22
7.7	100	10	22
6	100	100	22
7.4	100	10	1000
5.8	100	100	1000

表 4. Output Noise Voltage at a 5.0-V Output

8.1.4 Charge Pump Noise

The device internal charge pump generates a minimal amount of noise. Use a bias rail to minimize the internal charge pump noise when the internal voltage is clamped, thereby reducing the overall output noise floor.

The high-frequency components of the output voltage noise density curves are filtered out in most applications by using 10-nF to 100-nF bypass capacitors close to the load. Using a ferrite bead between the LDO output and the load input capacitors forms a pi-filter, further reducing the high-frequency noise contribution.

8.1.5 Current Sharing

Current sharing is possible through the use of external operational amplifiers. For more details, see the TI Design *Current-Sharing Dual LDOs* and the verified reference design *6 A Current-Sharing Dual LDO*.



8.1.6 Adjustable Operation

As shown in \bigsec 43, the output voltage of the TPS7A52-Q1 is set using external resistors.




图 43. Adjustable Operation

Use $\Delta \vec{x}$ 4 to calculate R₁ and R₂ for any output voltage range. This resistive network must provide a current equal to or greater than 5 μA for dc accuracy. To optimize the noise and PSRR, use an R₁ of 12.1 kΩ.

$$V_{OUT} = V_{NR/SS} \times (1 + R_1 / R_2)$$
 (4)

表 5 shows the resistor combinations required to achieve several common rails using standard 1%-tolerance resistors.

表 5. Recommended Feedback-Resistor Values

TARGETED OUTPUT	FEEDBACK RES	SISTOR VALUES ⁽¹⁾	CALCULATED OUTPUT
VOLTAGE (V)	R_1 (k Ω)	R_2 (k Ω)	VOLTAGE (V)
0.9	12.4	100	0.899
0.95	12.4	66.5	0.949
1.00	12.4	49.9	0.999
1.10	12.4	33.2	1.099
1.20	12.4	24.9	1.198
1.50	12.4	14.3	1.494
1.80	12.4	10	1.798
1.90	12.1	8.87	1.89
2.50	12.4	5.9	2.48
2.85	12.1	4.75	2.838
3.00	12.1	4.42	2.990
3.30	11.8	3.74	3.324
3.60	12.1	3.48	3.582
4.5	11.8	2.55	4.502
5.00	12.4	2.37	4.985

⁽¹⁾ R₁ is connected from OUT to FB; R₂ is connected from FB to GND.



8.1.7 Power-Good Operation

For proper operation of the power-good circuit, the pullup resistor value must be between 10 $k\Omega$ and 100 $k\Omega$. The lower limit of 10 $k\Omega$ results from the maximum pulldown strength of the power-good transistor, and the upper limit of 100 $k\Omega$ results from the maximum leakage current at the power-good node. If the pullup resistor is outside of this range, then the power-good signal may not read a valid digital logic level.

Using a large C_{FF} with a small $C_{NR/SS}$ causes the power-good signal to incorrectly indicate that the output voltage has settled during turnon. The C_{FF} time constant must be greater than the soft-start time constant for proper operation of the PG during start-up. For a detailed description, see *Pros and Cons of Using a Feed-Forward Capacitor with a Low Dropout Regulator*.

The state of PG is only valid when the device operates above the minimum supply voltage. During short UVLO events and at light loads, power-good does not assert because the output voltage is sustained by the output capacitance.

8.1.8 Undervoltage Lockout (UVLO) Operation

The UVLO circuit makes sure that the device remains disabled before the input or bias supplies reach the minimum operational voltage range, and that the device shuts down when the input supply or bias supply falls too low.

The UVLO circuit has a minimum response time of several microseconds to fully assert. During this time, a downward line transient below approximately 0.8 V causes the UVLO to assert for a short time; however, the UVLO circuit does not have enough stored energy to fully discharge the internal circuits inside of the device. When the UVLO circuit does not fully discharge, the internal circuits of the output are not fully disabled.

The effect of the downward line transient can be mitigated by either using a larger input capacitor to limit the fall time of the input supply when operating near the minimum V_{IN} , or by using a bias rail.

- Region A: The device does not turn on until the input reaches the UVLO rising threshold.
- Region B: Normal operation with a regulated output
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hysteresis). The
 output may fall out of regulation but the device is still enabled.
- Region D: Normal operation with a regulated output
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the
 output falls because of the load and active discharge circuit. The device is reenabled when the UVLO rising
 threshold is reached by the input voltage and a normal start-up then follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0 V. The
 output falls because of the load and active discharge circuit.




图 44. Typical UVLO Operation



8.1.9 Dropout Voltage (V_{DO})

Generally speaking, the dropout voltage often refers to the minimum voltage difference between the input and output voltage ($V_{DO} = V_{IN} - V_{OUT}$) that is required for regulation. When V_{IN} drops below the required V_{DO} for the given load current, the device functions as a resistive switch and does not regulate output voltage. Dropout voltage is proportional to the output current because the device is operating as a resistive switch.

Dropout voltage is affected by the drive strength for the gate of the pass element, which is nonlinear with respect to V_{IN} on this device because of the internal charge pump. The charge pump causes a higher dropout voltage at lower input voltages when a bias rail is not used.

For this device, dropout voltage increases exponentially when the input voltage nears its maximum operating voltage because the charge pump is internally clamped to 8.0 V.

8.1.10 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load, and the transition from a heavy to a light load. The regions shown in \$\mathbb{Z}\$ 45 are broken down in this section. Regions A, E, and H are where the output voltage is in steady-state regulation.




图 45. Load Transient Waveform

During transitions from a light load to a heavy load:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B).
- Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation (region C).

During transitions from a heavy load to a light load:

- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F).
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G).

Transitions between current levels changes the internal power dissipation because the TPS7A52-Q1 is a high-current device (region D). The change in power dissipation changes the die temperature during these transitions, and leads to a slightly different voltage level. This different output voltage level shows up in the various load transient responses.

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger dc load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.



8.1.11 Reverse Current Protection Considerations

As with most LDOs, this device can be damaged by excessive reverse current.

Conditions where excessive reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} > V_{IN} + 0.3 \text{ V}$:

- If the device has a large C_{OUT}, then the input supply collapses quickly and the load current becomes very small
- The output is biased when the input supply is not established
- · The output is biased above the input supply

If an excessive reverse current flow is expected in the application, then external protection must be used to protect the device.

₹ 46 shows one approach of protecting the device.




图 46. Example Circuit for Reverse Current Protection Using a Schottky Diode



8.1.12 Power Dissipation (P_D)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use $\Delta \vec{x}$ 5 to calculate P_D :

$$P_{D} = (V_{OUT} - V_{IN}) \times I_{OUT}$$
(5)

注

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A52-Q1 allows for maximum efficiency across a wide range of output voltages.

The primary heat conduction path for the package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature (T_J) for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance $(R_{\theta JA})$ of the combined PCB and device package and the temperature of the ambient air (T_A) , according to 公式 6. The equation is rearranged for output current in 公式 7.

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{6}$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$
(7)

Unfortunately, this thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The $R_{\theta JA}$ recorded in the *Electrical Characteristics* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout, $R_{\theta JA}$ is actually the sum of the VQFN package junction-to-case (bottom) thermal resistance ($R_{\theta JC(bot)}$) plus the thermal resistance contribution by the PCB copper.

8.1.13 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics (Ψ_{JT}) and (Ψ_{JB}) are used in accordance with (Ψ_{JT}) and are given in the *Electrical Characteristics* table.

$$\Psi_{JT}$$
: $T_J = T_T + \Psi_{JT} \times P_D$
 Ψ_{JB} : $T_J = T_B + \Psi_{JB} \times P_D$

where:

- P_D is the power dissipated as explained in 公式 5
- T_T is the temperature at the center-top of the device package, and
- T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge
 (8)



8.2 Typical Application

This section discusses the implementation of the TPS7A52-Q1 using an adjustable feedback network to regulate a 2-A load requiring good PSRR at high frequency with low-noise at an output voltage of 5.0 V. 图 47 provides a schematic for this typical application circuit.




图 47. Typical Application for a 5.0-V Rail

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 6 as the input parameters.

	-
PARAMETER	DESIGN REQUIREMENT
Input voltage	5.50 V, ±1%, provided by the dc/dc converter switching at 500 kHz
Bias voltage	Not used because V _{OUT} ≥ 2.20 V
Output voltage	5.0 V, ±1%
Output current	2.0 A (maximum), 10 mA (minimum)
RMS noise, 10 Hz to 100 kHz	< 10 μV _{RMS}
PSRR at 500 kHz	> 40 dB
Start-up time	< 25 ms

表 6. Design Parameters

8.2.2 Detailed Design Procedure

At 2.0 A and 5.0 V_{OUT} , the dropout of the TPS7A52-Q1 has a 200-mV maximum dropout over temperature; thus, a 500-mV headroom is sufficient for operation over both input and output voltage accuracy. At full load and high temperature on some devices, the TPS7A52-Q1 can enter dropout if both the input and output supply are beyond the edges of the respective accuracy specification.

For a 5.0-V output. use external adjustable resistors. See the resistor values in listed 表 5 for choosing resistors for a 5.0-V output.

Input and output capacitors are selected in accordance with the *Recommended Capacitor Types* section. Ceramic capacitances of 10 μ F for the input and 22 μ F for the output are selected.


To satisfy the required start-up time and still maintain low noise performance, a 100-nF $C_{NR/SS}$ is selected. Use 公式 9 to calculate this value.

$$t_{SS} = (V_{NR/SS} \times C_{NR/SS}) / I_{NR/SS}$$
(9)



At the 2.0-A maximum load, the internal power dissipation is 1.0 W and corresponds to a 43.4°C junction temperature rise for the RGR package on a standard JEDEC board. With an 55°C maximum ambient temperature, the junction temperature is at 98.4°C. To further minimize noise, a feed-forward capacitance (C_{FF}) of 10 nF is selected.

8.2.3 Application Curves



9 Power Supply Recommendations

The TPS7A52-Q1 is designed to operate from an input voltage supply range between 1.1 V and 6.5 V. If the input supply is less than 1.4 V, then a bias rail of at least 3.0 V must be used. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, use additional input capacitors with low ESR to help improve output noise performance.



10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout

For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. To avoid negative system performance, do not use of vias and long traces to the input and output capacitors. The grounding and layout scheme provided in \$\mathbb{g}\$ 50 minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.


To improve performance, use a ground reference plane, either embedded in the PCB itself or placed on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shield noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

10.1.2 RTK Package—High CTE Mold Compound

The RTK package uses a mold compound with a high coefficient of thermal expansion (CTE) of 12 ppm/°C. This mold compound allows for the CTE of the packaged IC to more closely match the CTE of a conventional FR4 PCB (~14 ppm/°C to 17 ppm/°C). This CTE match is important when considering the effects that temperature swings can induce on a board with large differences in CTE values. Package and board combinations with widely dissimilar CTEs can experience mechanical cracking or fracturing of the solder joints caused by frequent changes in temperature and the corresponding differences in expansion. Devices with normal mold compounds in similar packages typically have CTE values that are 25% lower than values found with the RTK package.



10.2 Layout Example



Vias used for application purposes.

图 50. Example Layout



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 评估模块

我们为您提供了评估模块 (EVM),可以借此来对使用 TPS7A52 时的电路性能进行初始评估。表 7 显示了此装置的摘要信息。可通过 TPS7A52 产品文件夹申请获取该 EVM。

表 7. 评估模块

器件	文献编号
TPS7A52EVM-002 评估模块	SBVU042

11.1.1.2 参考设计

如需了解相关的 TI 参考设计,请参阅:

TI 设计 - 电流均流双路 LDO (TIDA-00270)

11.1.1.3 Spice 模型

分析模拟电路和系统的性能时,使用 SPICE 模型对电路性能进行计算机仿真非常有用。您可以从"工具与软件"→"模型"下的 TPS7A52 产品文件夹获取 TPS7A52 的模型。

11.1.2 器件命名规则

表 8. 订购信息(1)

产品	说明
TPS7A5201Q YYYZ Q1	YYY 为封装标识符。 Z 为封装数量。

(1) 欲获得最新的封装和订货信息,请参阅本文档末尾的封装选项附录,或者访问 www.ti.com.cn 查看器件产品文件夹。

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档:

- TPS3702 高精度过压和欠压监视器产品说明书
- TPS7A52-Q1 汽车类 2A 高精度低噪声 LDO 稳压器评估模块
- 使用前馈电容器和低压降稳压器的优缺点应用报告
- 6A 电流均流双路 LDO 用户指南



11.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



🕵 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

11.7 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请参阅左侧的导航栏。

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(.)	(2)			(0)	(4)	(5)		(6)
TPS7A5201QRGRRQ1	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	A5201
TPS7A5201QRGRRQ1.A	Active	Production	VQFN (RGR) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	A5201
TPS7A5201WQRTKRQ1	Active	Production	VQFN (RTK) 20	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	5201WQ
TPS7A5201WQRTKRQ1.A	Active	Production	VQFN (RTK) 20	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	5201WQ

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS7A52-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025


NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022


TAPE AND REEL INFORMATION





	•
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A5201QRGRRQ1	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
TPS7A5201WQRTKRQ1	VQFN	RTK	20	3000	330.0	15.4	4.3	4.3	1.1	8.0	12.0	Q1

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A5201QRGRRQ1	VQFN	RGR	20	3000	367.0	367.0	35.0
TPS7A5201WQRTKRQ1	VQFN	RTK	20	3000	336.6	336.6	41.3

RTK (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.


- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.




3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司