

## –36V, –200mA, 超低噪音, 负电源线性稳压器

### 特性


- 输入电压范围: **–3 V 至 –36 V**
- 噪音:
  - **14 $\mu$ V<sub>RMS</sub> (20Hz 至 20kHz)**
  - **15.1 $\mu$ V<sub>RMS</sub> (10Hz 至 100kHz)**
- 电源纹波抑制:
  - **72dB (120Hz)**
  - **≥ 55dB (10Hz 至 700kHz)**
- 可调输出电压: **–1.18V to –35V**
- 最大输出电流: **200mA**
- 压差: **216 mV** (在 **100 mA** 电流下)
- 采用 **≥ 2.2  $\mu$ F** 陶瓷电容器时可保持稳定
- **CMOS** 逻辑电平兼容型使能引脚
- 内置、固定、电流限制及热关断保护功能
- 采用具有高散热性能的 **MSOP-8 PowerPAD™** 封装

### 应用范围

- 用于运算放大器、**DAC**、**ADC** 和其它高精度模拟电路的供电轨
- 音频
- 后置 **DC/DC** 转换器稳压及纹波滤除
- 测试和测量
- **RX, TX, 和 PA** 电路
- 工业仪器仪表
- 基站和电信基础设施
- **–12V 和 –24V** 工业总线

### 支持国防、航天和医疗应用

- 受控基线
- 一个组装/测试场所
- 一个制造场所
- 在军用温度范围内 (**–55°C/125°C**)工作
- 产品生命周期有所延长
- 拓展的产品变更通知
- 产品可追溯性



### 说明

TPS7A3001 是一款负高电压 (–36 V)、超低噪声(15.1 $\mu$ V<sub>RMS</sub>, 72dB PSRR) 线性稳压器, 此稳压器能提供 200 mA 的最大负载电流。

这些线性稳压器包括 **CMOS** 逻辑电平兼容使能引脚和可编程电容器软启动功能, 此功能可实现定制的电源管理方案。其它特点包括内置的限流及热关断保护功能, 此功能用于在故障情况下对器件及系统的保护。

TPS7A3001 采用双极型技术设计而成, 并且非常适合于高准确度、高精度的仪器仪表应用。在此类应用中, 规整的电源电压对于系统性能的最大化至关重要)。这种设计使其成为功率运算放大器、模数转换器 (**ADC**)、数模转换器 (**DAC**) 及其它高性能模拟电路的最佳选择。

此外, TPS7A3001 线性稳压器也适合于后置 **DC/DC** 转换器的稳压操作。通过滤除 **DC/DC** 开关转换所固有的输出电压纹波, 可在灵敏仪器仪表、测试和测量、音频和射频的应用中将系统性能最大化。

对于需要正向和负向高性能轨的应用, 请考虑TI的正向高电压、超低噪音线性稳压器 [TPS7A49xx](#) 系列产品。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.

版权 © 2011, Texas Instruments Incorporated  
English Data Sheet: [SBVS174](#)

图 1. 典型应用

用于高性能模拟电路的后置 **DC/DC** 转换器调节



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>J</sub>	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–55°C to 125°C	DGN	TPS7A3001MDGNTEP	PXCM	V62/11619-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		VALUE		UNIT
		MIN	MAX	
Voltage	IN pin to GND pin	–36	+0.3	V
	OUT pin to GND pin	–33	+0.3	V
	OUT pin to IN pin	–0.3	+36	V
	FB pin to GND pin	–2	+0.3	V
	FB pin to IN pin	–0.3	+36	V
	EN pin to IN pin	–0.3	+36	V
	EN pin to GND pin	–36	+36	V
	NR/SS pin to IN pin	–0.3	+36	V
	NR/SS pin to GND pin	–2	+0.3	V
Current	Peak output	Internally limited		
Temperature	Operating virtual junction, T <sub>J</sub>	–55	+135	°C
	Storage, T <sub>stg</sub>	–65	+150	°C
Electrostatic discharge rating	Human body model (HBM)		1500	V
	Charged device model (CDM)		500	V

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum rated conditions for extended periods may affect device reliability.

### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS7A3001	UNITS
		DGN	
		8 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	69.3	°C/W
θ <sub>JC(top)</sub>	Junction-to-case(top) thermal resistance	40.3	
θ <sub>JB</sub>	Junction-to-board thermal resistance	39.0	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2.4	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	38.7	
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	17.8	

(1) 有关传统和新的热度的更多信息，请参阅 *IC 封装热量量 应用报告* [SPRA953](#)。

**ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

At  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0\text{V}$  or  $|V_{IN}| = 3.0\text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IN}$	Input voltage range		-36.0		-3.0	V
$V_{REF}$	Internal reference	$V_{NR/SS} = V_{REF}$	-1.22	-1.184	-1.142	V
$V_{OUT}$	Output voltage range <sup>(2)</sup>	$ V_{IN}  \geq  V_{OUT(NOM)}  + 1.0\text{V}$	-35.0		$V_{REF}$	V
	Nominal accuracy	$T_J = +25^\circ\text{C}$ , $ V_{IN}  =  V_{OUT(NOM)}  + 0.5\text{V}$	-1.5		+1.5	% $V_{OUT}$
	Overall accuracy	$ V_{OUT(NOM)}  + 1.0\text{V} \leq  V_{IN}  \leq 35\text{V}$ $1\text{mA} \leq I_{OUT} \leq 200\text{mA}$	-2.85		+2.85	% $V_{OUT}$
$\left  \frac{\Delta V_{OUT}(\Delta V_{IN})}{V_{OUT(NOM)}} \right $	Line regulation	$T_J = +25^\circ\text{C}$ , $ V_{OUT(NOM)}  + 1.0\text{V} \leq  V_{IN}  \leq 35\text{V}$		0.14		% $V_{OUT}$
$\left  \frac{\Delta V_{OUT}(\Delta I_{OUT})}{V_{OUT(NOM)}} \right $	Load regulation	$T_J = +25^\circ\text{C}$ , $1\text{mA} \leq I_{OUT} \leq 200\text{mA}$		0.04		% $V_{OUT}$
$ V_{DO} $	Dropout voltage	$V_{IN} = 95\% V_{OUT(NOM)}$ , $I_{OUT} = 100\text{mA}$		216		mV
		$V_{IN} = 95\% V_{OUT(NOM)}$ , $I_{OUT} = 200\text{mA}$		325	600	mV
$I_{LIM}$	Current limit	$V_{OUT} = 90\% V_{OUT(NOM)}$	220	330	500	mA
$I_{GND}$	Ground current	$I_{OUT} = 0\text{mA}$		55	100	$\mu\text{A}$
		$I_{OUT} = 100\text{mA}$		950		$\mu\text{A}$
$ I_{SHDN} $	Shutdown supply current	$V_{EN} = +0.4\text{V}$		1.0	3.0	$\mu\text{A}$
		$V_{EN} = -0.4\text{V}$		1.0	3.0	$\mu\text{A}$
$I_{FB}$	Feedback current <sup>(3)</sup>			14	100	nA
$ I_{EN} $	Enable current	$V_{EN} =  V_{IN}  =  V_{OUT(NOM)}  + 1.0\text{V}$		0.48	1.0	$\mu\text{A}$
		$V_{IN} = V_{EN} = -35\text{V}$		0.51	1.0	$\mu\text{A}$
		$V_{IN} = -35\text{V}$ , $V_{EN} = +15\text{V}$		0.50	1.2	$\mu\text{A}$
$V_{+EN\_HI}$	Positive enable high-level voltage	$T_J = -55^\circ\text{C}$ to $+125^\circ\text{C}$	+2.0		+15	V
$V_{+EN\_LO}$	Positive enable low-level voltage		0		+0.4	V
$V_{-EN\_HI}$	Negative enable high-level voltage		$V_{IN}$		-2.0	V
$V_{-EN\_LO}$	Negative enable low-level voltage		-0.4		0	V
$V_{NOISE}$	Output noise voltage	$V_{IN} = -3\text{V}$ , $V_{OUT(NOM)} = V_{REF}$ , $C_{OUT} = 10\mu\text{F}$ , $C_{NR/SS} = 10\text{nF}$ , BW = 10Hz to 100kHz		15.1		$\mu\text{V}_{RMS}$
		$V_{IN} = -6.2\text{V}$ , $V_{OUT(NOM)} = -5\text{V}$ , $C_{OUT} = 10\mu\text{F}$ , $C_{NR/SS} = C_{BYP}^{(4)} = 10\text{nF}$ , BW = 10Hz to 100kHz		17.5		$\mu\text{V}_{RMS}$
PSRR	Power-supply rejection ratio	$V_{IN} = -6.2\text{V}$ , $V_{OUT(NOM)} = -5\text{V}$ , $C_{OUT} = 10\mu\text{F}$ , $C_{NR/SS} = C_{BYP}^{(4)} = 10\text{nF}$ , $f = 120\text{Hz}$		72		dB
$T_{SD}$	Thermal shutdown temperature	Shutdown, temperature increasing		+170		$^\circ\text{C}$
		Reset, temperature decreasing		+150		$^\circ\text{C}$
$T_J$	Operating junction temperature range		-55		+125	$^\circ\text{C}$

(1) At operating conditions,  $V_{IN} \leq 0\text{V}$ ,  $V_{OUT(NOM)} \leq V_{REF} \leq 0\text{V}$ . At regulation,  $V_{IN} \leq V_{OUT(NOM)} - |V_{DO}|$ .  $I_{OUT} > 0$  flows from OUT to IN.


(2) To ensure stability at no load conditions, a current from the feedback resistive network equal to or greater than  $5\mu\text{A}$  is required.

(3)  $I_{FB} > 0$  flows into the device.


(4)  $C_{BYP}$  refers to a bypass capacitor connected to the FB and OUT pins.

## DEVICE INFORMATION

### FUNCTIONAL BLOCK DIAGRAM




### TYPICAL APPLICATION CIRCUIT



**Maximize PSRR Performance and Minimize RMS Noise**

## PIN CONFIGURATION

**DGN PACKAGE  
MSOP-8  
(TOP VIEW)**



## PIN DESCRIPTIONS

NAME	NO.	DESCRIPTION
OUT	1	Regulator output. A capacitor $\geq 2.2\mu\text{F}$ must be tied from this pin to ground to assure stability.
FB	2	This pin is the input to the control-loop error amplifier. It is used to set the output voltage of the device.
NC	3	Not internally connected. This pin must either be left open or tied to GND.
GND	4	Ground
EN	5	This pin turns the regulator on or off. If $V_{\text{EN}} \geq V_{+\text{EN\_HI}}$ or $V_{\text{EN}} \leq V_{-\text{EN\_HI}}$ , the regulator is enabled. If $V_{+\text{EN\_LO}} \geq V_{\text{EN}} \geq V_{-\text{EN\_LO}}$ , the regulator is disabled. The EN pin can be connected to IN, if not used. $ V_{\text{EN}}  \leq  V_{\text{IN}} $ .
NR/SS	6	Noise reduction pin. Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This capacitor allows RMS noise to be reduced to very low levels and also controls the soft-start function.
DNC	7	<b>DO NOT CONNECT.</b> Do not route this pin to any electrical net, not even GND or IN.
IN	8	Input supply
PowerPAD		Must either be left open or tied to GND. Solder to printed circuit board (PCB) plane to enhance thermal performance.

## TYPICAL CHARACTERISTICS

At  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0\text{V}$  or  $|V_{IN}| = 3.0\text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

## TYPICAL CHARACTERISTICS (continued)

At  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0\text{V}$  or  $|V_{IN}| = 3.0\text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.

### QUIESCENT CURRENT vs INPUT VOLTAGE




Figure 8.

### SHUTDOWN CURRENT vs INPUT VOLTAGE




Figure 9.

### DROPOUT VOLTAGE vs OUTPUT CURRENT




Figure 10.

### DROPOUT VOLTAGE vs TEMPERATURE




Figure 11.

### CURRENT LIMIT vs INPUT VOLTAGE




Figure 12.

### CURRENT LIMIT vs TEMPERATURE





Figure 13.



## TYPICAL CHARACTERISTICS (continued)


At  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0\text{V}$  or  $|V_{IN}| = 3.0\text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.

**ENABLE THRESHOLD VOLTAGE vs TEMPERATURE**




**Figure 14.**

**POWER-SUPPLY REJECTION RATIO vs  $C_{OUT}$**




**Figure 15.**

**LINE REGULATION**




**Figure 16.**

**POWER-SUPPLY REJECTION RATIO vs  $C_{NR/SS}$**




**Figure 17.**

**LOAD REGULATION**



**Figure 18.**

**POWER-SUPPLY REJECTION RATIO vs  $C_{BYP}$**




**Figure 19.**

### TYPICAL CHARACTERISTICS (continued)

At  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0\text{V}$  or  $|V_{IN}| = 3.0\text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.


#### OUTPUT SPECTRAL NOISE DENSITY vs OUTPUT CURRENT



$I_{OUT}$	RMS NOISE	
	10Hz to 100kHz	100Hz to 100kHz
1mA	15.13	14.73
200mA	17.13	16.71

Figure 20.


#### OUTPUT SPECTRAL NOISE DENSITY vs $C_{NR/SS}$



$C_{NR/SS}$	RMS NOISE	
	10Hz to 100kHz	100Hz to 100kHz
0nF	80.00	79.83
10nF	17.29	16.81

Figure 21.

#### OUTPUT SPECTRAL NOISE DENSITY vs $V_{OUT(NOM)}$



$V_{OUT(NOM)}$	RMS NOISE	
	10Hz to 100kHz	100Hz to 100kHz
-5V	17.50	15.04
-1.2V	15.13	14.73

Figure 22.

## TYPICAL CHARACTERISTICS (continued)

At  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0\text{V}$  or  $|V_{IN}| = 3.0\text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.

### CAPACITOR-PROGRAMMABLE SOFT START




Figure 23.

### CAPACITOR-PROGRAMMABLE SOFT START




Figure 24.

### CAPACITOR-PROGRAMMABLE SOFT START




Figure 25.

### CAPACITOR-PROGRAMMABLE SOFT START




Figure 26.

### LINE TRANSIENT RESPONSE




Figure 27.

### LINE TRANSIENT RESPONSE





Figure 28.

### TYPICAL CHARACTERISTICS (continued)

At  $T_J = -55^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $|V_{IN}| = |V_{OUT(NOM)}| + 1.0\text{V}$  or  $|V_{IN}| = 3.0\text{V}$  (whichever is greater),  $V_{EN} = V_{IN}$ ,  $I_{OUT} = 1\text{mA}$ ,  $C_{IN} = 2.2\mu\text{F}$ ,  $C_{OUT} = 2.2\mu\text{F}$ ,  $C_{NR/SS} = 0\text{nF}$ , and the FB pin tied to OUT, unless otherwise noted.



**Figure 29.**


## THEORY OF OPERATION

### GENERAL DESCRIPTION

The TPS7A3001 belongs to a family of new generation linear regulators that use an innovative bipolar process to achieve ultralow-noise and very high PSRR levels at a wide input voltage range. These features, combined with a high thermal performance MSOP-8 with PowerPAD package make this device ideal for high-performance analog applications.

### ADJUSTABLE OPERATION

The TPS7A3001 has an output voltage range of  $-1.174$  to  $-35$ V. The nominal output voltage of the device is set by two external resistors, as shown in Figure 30.



**Figure 30. Adjustable Operation for Maximum AC Performance**

$R_1$  and  $R_2$  can be calculated for any output voltage range using the formula shown in Equation 1. To ensure stability under no load conditions, this resistive network must provide a current equal to or greater than  $5\mu\text{A}$ .

$$R_1 = R_2 \left( \frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1 \right), \text{ where } \frac{V_{\text{OUT}}}{R_1 + R_2} \geq 5\mu\text{A} \quad (1)$$


If greater voltage accuracy is required, take into account the output voltage offset contributions because of the feedback pin current and use 0.1% tolerance resistors.

### ENABLE PIN OPERATION

The TPS7A3001 provides a dual polarity enable pin (EN) that turns on the regulator when  $|V_{\text{EN}}| > 2.0\text{V}$ , whether the voltage is positive or negative, as shown in Figure 31.

This functionality allows for different system power management topologies:

- Connecting the EN pin directly to a negative voltage, such as  $V_{\text{IN}}$ , or
- Connecting the EN pin directly to a positive voltage, such as the output of digital logic circuitry.



**Figure 31. Enable Pin Positive/Negative Threshold**

## CAPACITOR RECOMMENDATIONS

Low ESR capacitors should be used for the input, output, noise reduction, and bypass capacitors. Ceramic capacitors with X7R and X5R dielectrics are preferred. These dielectrics offer more stable characteristics. Ceramic X7R capacitors offer improved over-temperature performance, while ceramic X5R capacitors are the most cost-effective and are available in higher values.

Note that high ESR capacitors may degrade PSRR.

## INPUT AND OUTPUT CAPACITOR REQUIREMENTS

This negative, high-voltage linear regulator achieves stability with a minimum input and output capacitance of 2.2 $\mu$ F; however, it is highly recommended to use a 10 $\mu$ F capacitor to maximize ac performance.

## NOISE REDUCTION AND BYPASS CAPACITOR REQUIREMENTS

Although noise reduction and bypass capacitors ( $C_{NR/SS}$  and  $C_{BYP}$ , respectively) are not needed to achieve stability, it is highly recommended to use 0.01 $\mu$ F capacitors to minimize noise and maximize ac performance.

## MAXIMUM AC PERFORMANCE

In order to maximize noise and PSRR performance, it is recommended to include 10 $\mu$ F or higher input and output capacitors, and 0.01 $\mu$ F noise reduction and bypass capacitors, as shown in [Figure 30](#). The solution shown delivers minimum noise levels of 15.1 $\mu$ V<sub>RMS</sub> and power-supply rejection levels above 55dB from 10Hz to 700kHz; see [Figure 19](#) and [Figure 20](#).

## OUTPUT NOISE

The TPS7A3001 provides low output noise when a noise reduction capacitor ( $C_{NR/SS}$ ) is used.

The noise reduction capacitor serves as a filter for the internal reference. By using a 0.01 $\mu$ F noise reduction capacitor, the output noise is reduced by almost 80% (from 80 $\mu$ V<sub>RMS</sub> to 17 $\mu$ V<sub>RMS</sub>); see [Figure 21](#).

TPS7A3001 low output voltage noise makes it an ideal solution for powering noise-sensitive circuitry.

## POWER-SUPPLY REJECTION

The 0.01 $\mu$ F noise reduction capacitor greatly improves TPS7A3001 power-supply rejection, achieving up to 20dB of additional power-supply rejection for frequencies between 110Hz and 400kHz.

Additionally, ac performance can be maximized by adding a 0.01 $\mu$ F bypass capacitor ( $C_{BYP}$ ) from the FB pin to the OUT pin. This capacitor greatly improves power-supply rejection at lower frequencies, for the band from 10Hz to 200kHz; see [Figure 19](#).

The very high power-supply rejection of the TPS7A3001 makes it a good choice for powering high-performance analog circuitry, such as operational amplifiers, ADCs, DACs, and audio amplifiers.

## TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

## APPLICATION INFORMATION

### POWER FOR PRECISION ANALOG

One of the primary TPS7A3001 applications is to provide ultralow noise voltage rails to high-performance analog circuitry in order to maximize system accuracy and precision.

In conjunction with its positive counterpart, the [TPS7A49xx](#) family of positive high-voltage linear regulators, this negative high voltage linear regulator provides ultralow noise positive and negative voltage rails to high-performance analog circuitry, such as operational amplifiers, ADCs, DACs, and audio amplifiers.

Because of the ultralow noise levels at high voltages, analog circuitry with high-voltage input supplies can be used. This characteristic allows for high-performance analog solutions to optimize the voltage range, maximizing system accuracy.


### POST DC/DC CONVERTER FILTERING

Most of the time, the voltage rails available in a system do not match the voltage specifications demanded by one or more of its circuits; these rails must be stepped up or down, depending on specific voltage requirements.

DC/DC converters are the preferred solution to step up or down a voltage rail when current consumption is not negligible. They offer high efficiency with minimum heat generation, but they have one primary disadvantage: they introduce a high-frequency component, and the associated harmonics, on top of the dc output signal.

This high-frequency component, if not filtered properly, degrades analog circuitry performance, reducing overall system accuracy and precision.

The TPS7A3001 offers a wide-bandwidth, very-high power-supply rejection ratio. This specification makes it ideal for post dc/dc converter filtering, as shown in [Figure 32](#). It is highly recommended to use the maximum performance schematic shown in [Figure 30](#). Also, verify that the fundamental frequency (and its first harmonic, if possible) is within the bandwidth of the regulator PSRR, shown in [Figure 19](#).



**Figure 32. Post DC/DC Converter Regulation to High-Performance Analog Circuitry**

### AUDIO APPLICATIONS

Audio applications are extremely sensitive to any distortion and noise in the audio band from 20Hz to 20kHz. This stringent requirement demands clean voltage rails to power critical high-performance audio systems.

The very-high power-supply rejection ratio (> 55dB) and low noise at the audio band of the TPS7A3001 maximize performance for audio applications; see [Figure 19](#).

## LAYOUT

### PACKAGE MOUNTING

Solder pad footprint recommendations for the TPS7A3001 are available at the end of this product datasheet and at [www.ti.com](http://www.ti.com).

### BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for IN and OUT, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should connect directly to the GND pin of the device.

Equivalent series inductance (ESL) and equivalent series resistance (ESR) must be minimized in order to maximize performance and ensure stability. Every capacitor ( $C_{IN}$ ,  $C_{OUT}$ ,  $C_{NR/SS}$ ,  $C_{BYP}$ ) must be placed as close as possible to the device and on the same side of the printed circuit board (PCB) as the regulator itself.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. The use of vias and long traces is strongly discouraged because they may impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance denoted in this product datasheet, use the same layout pattern used for TPS7A30 evaluation board, available at [www.ti.com](http://www.ti.com).

### THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately +170°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to a maximum of +125°C. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A3001 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A3001 into thermal shutdown degrades device reliability.

### POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current times the voltage drop across the output pass element, as shown in [Equation 2](#):

$$P_D = (V_{IN} - V_{OUT}) I_{OUT} \quad (2)$$


### SUGGESTED LAYOUT AND SCHEMATIC

Layout is a critical part of good power-supply design. There are several signal paths that conduct fast-changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power-supply performance. To help eliminate these problems, the IN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with a X5R or X7R dielectric.




The GND pin should be tied directly to the PowerPAD under the IC. The PowerPAD should be connected to any internal PCB ground planes using multiple vias directly under the IC.

It may be possible to obtain acceptable performance with alternate PCB layouts; however, the layout shown in [Figure 33](#) and the schematic shown in [Figure 34](#) have been shown to produce good results and are meant as a guideline.



**Figure 33. PCB Layout Example**



**Figure 34. Schematic for PCB Layout Example**

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS7A3001MDGNTEP</a>	Active	Production	HVSSOP (DGN)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	PXCM
<a href="#">TPS7A4700RGWR</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ
TPS7A4700RGWR.B	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ
TPS7A4700RGWRG4	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ
TPS7A4700RGWRG4.B	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ
<a href="#">TPS7A4700RGWT</a>	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ
TPS7A4700RGWT.B	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PXSQ
<a href="#">TPS7A4701RGWR</a>	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A4701
TPS7A4701RGWR.B	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A4701
TPS7A4701RGWRG4	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A4701
TPS7A4701RGWRG4.B	Active	Production	VQFN (RGW)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A4701
<a href="#">TPS7A4701RGWT</a>	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7A4701
TPS7A4701RGWT.B	Active	Production	VQFN (RGW)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	7A4701
<a href="#">V62/11619-01XE</a>	Active	Production	HVSSOP (DGN)   8	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	PXCM

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS7A47 :**

- Automotive : [TPS7A47-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## GENERIC PACKAGE VIEW


**DGN 8**

**PowerPAD™ HVSSOP - 1.1 mm max height**



**3 x 3, 0.65 mm pitch**

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225482/B



4225481/A 11/2019

## NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT


DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4225481/A 11/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGN0008D

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
EXPOSED PAD 9:  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225481/A 11/2019

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## GENERIC PACKAGE VIEW


**RGW 20**

**VQFN - 1 mm max height**

5 x 5, 0.65 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4227157/A






## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



## LAND PATTERN EXAMPLE

SCALE: 15X




## SOLDER MASK DETAILS

4219039/A 06/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 75% PRINTED COVERAGE BY AREA  
 SCALE: 15X

4219039/A 06/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司