## 具有高精度和使能功能的 TPS784 300mA、低 Io、高 PSRR、低压降稳压器

## 1 特性

输出精度:

- ±0.5%(典型值),±0.75%,-40°C至+85°C

• 器件结温: -40°C 至 +150°C, T」

• 输入电压范围: 1.65V 至 6.0V

• 可调输出电压范围: 1.2V 至 5.5V

• 低 Io: 25µA (典型值)

超低压降:

- 300mA 时为 115mV (最大值) (3.3V<sub>OUT</sub>)

• 内部软启动时间为 350µs, 可降低浪涌电流

• 有源输出放电

• 封装:5引脚 SOT-23 封装

## 2 应用


• 家庭影院和娱乐应用

• 联网外设和打印机

• 电视应用

• 楼宇自动化

• 医疗应用



压降与 lout 间的关系

#### 3 说明

TPS784 是具有低静态电流的可调 300mA 超低压降稳 压器 (LDO)。此器件采用小型 5 引脚 2.9mm × 1.6mm SOT-23 封装,具有出色的线路和负载瞬态性能。

凭借低输出噪声和出色的 PSRR 性能,此器件适用于 功耗敏感型模拟负载。TPS784 具有 1.65V 至 6.0V 的 输入电压范围和 1.2V 至 5.5V 的可调输出范围,因此 是一款灵活的后置稳压器件。


TPS784 具有折返电流限制,可在过流条件下降低功率 耗散。EN 端输入有助于满足该系统的电源时序要求。 内部软启动通过受控启动过程来降低浪涌电流,并允许 使用小型输入电容器。

TPS784 提供了有源下拉电路, 当被禁用时可以使输出 负载快速放电。

#### 器件信息

器件型号(1)	封装	封装尺寸(标称值)
TPS784	SOT-23 (5)	2.90mm × 1.60mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



5.0V 时的输出精度与 lout 间的关系



## **Table of Contents**

1 特性	1	8 Application and Implementation	18
,		8.1 Application Information	18
- <i>二</i> /,1 3 说明		8.2 Typical Application	
4 Revision History		9 Power Supply Recommendations	25
5 Pin Configuration and Functions		10 Layout	26
6 Specifications		10.1 Layout Guidelines	26
6.1 Absolute Maximum Ratings		10.2 Layout Example	26
6.2 ESD Ratings		11 Device and Documentation Support	<mark>27</mark>
6.3 Recommended Operating Conditions		11.1 Device Support	<mark>27</mark>
6.4 Thermal Information		11.2 Documentation Support	27
6.5 Electrical Characteristics		11.3 Receiving Notification of Documentation Upda	ates <mark>27</mark>
6.6 Typical Characteristics		11.4 Support Resources	27
7 Detailed Description		11.5 Trademarks	27
7.1 Overview		11.6 Electrostatic Discharge Caution	27
7.2 Functional Block Diagram		11.7 Glossary	27
7.3 Feature Description		12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes		Information	27
=			

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

CI	hanges from Revision * (August 2020) to Revision A (October 2020)	Page
•	更改了文档标题	1
•	更新了整个文档的表和图的编号格式	1

## **5 Pin Configuration and Functions**




图 5-1. DBV Package, 5-Pin SOT-23, Top View

## 表 5-1. Pin Functions

P	IN	I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
EN	3	Input	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low disables the device. Do not float this pin. If not used, connect EN to IN.	
FB	4	Input	Input Feedback pin. Input to the control-loop error amplifier. This pin is used to set the output voltage of the device with the use of external resistors. Do not float this pin.	
GND	2	_	Ground pin. This pin must be connected to ground on the board.	
IN	1	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the input of the device as possible.	
OUT	5	Output	A $0.47$ - $\mu F$ or greater effective capacitance is required from OUT to ground for stability. For best transient response, use a 1- $\mu F$ or larger ceramic capacitor from OUT to ground. Place the output capacitor as close to output of the device as possible; see the <i>Recommended Operating Conditions</i> table.	



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT	
Supply voltage, V <sub>IN</sub>	- 0.3	6.5		
Enable voltage, V <sub>EN</sub>	- 0.3	6.5	V	
Output voltage, V <sub>OUT</sub>	- 0.3	V <sub>IN</sub> + 0.3 <sup>(2)</sup>	v	
Feedback voltage, V <sub>FB</sub>	-0.3	2		
Output current, I <sub>OUT</sub>	Internally	/ limited	mA	
Operating junction temperature, T <sub>J</sub>	- 40	150	°C	
Storage temperature, T <sub>stg</sub>	- 65	150	C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liecti ostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Submit Document Feedback

<sup>(2)</sup> The absolute maximum rating is  $V_{IN}$  + 0.3 V or 6.5 V, whichever is smaller.



## **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage	1.65	6.0	V
V <sub>OUT</sub>	Output voltage	1.2	5.5	V
C <sub>IN</sub>	Input capacitor	1		μF
C <sub>OUT</sub>	Output capacitor	1 <sup>(1)</sup>	200	μF
I <sub>OUT</sub>	Output current	0	300	mA
C <sub>OUT,ESR</sub>	Output capacitor ESR	0.001	1	Ω
V <sub>EN</sub>	Enable voltage	0	6	V
F <sub>EN</sub>	Enable toggle frequency		10	kHz
TJ	Junction temperature	- 40	150	°C

<sup>(1)</sup> The minimum effective capacitance is 0.47  $\mu F$ .

#### **6.4 Thermal Information**

		TPS784	
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		5 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	170.8	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	93.1	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	10.2	°C/W
ψJT	Junction-to-top characterization parameter	17.5	°C/W
ψ ЈВ	Junction-to-board characterization parameter	40	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## 6.5 Electrical Characteristics

at operating temperature range (T $_J$  =  $^-$ 40°C to +150°C), V $_{IN}$  = V $_{OUT(NOM)}$  + 0.5 V or 1.65 V (whichever is greater), I $_{OUT}$  = 1 mA, V $_{EN}$  = V $_{IN}$ , C $_{IN}$  = C $_{OUT}$  = 1  $_{\mu}$ F, and C $_{FF}$  = open, unless otherwise noted. All typical values at T $_J$  = 25°C.

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage			1.65		6.0	.,
V <sub>OUT</sub>	Output voltage			1.2		5.5	V
		1 m \ < 1 < 200	T <sub>J</sub> = 25°C	- 0.5		0.5	
	Output accuracy <sup>(1)</sup>	$ \begin{array}{l} 1 \text{ mA} \leqslant I_{\text{OUT}} \leqslant 300 \\ \text{mA, } V_{\text{OUT(NOM)}} + 0.5 \end{array} $	- 40°C ≤ TJ ≤ 85°C	- 0.75		0.75	%
		$V \leqslant V_{IN} \leqslant 6.0 \text{ V}$	85°C ≤ TJ ≤ 150°C	- 1		1	
V <sub>OUT</sub>	Line regulation	V <sub>OUT(NOM)</sub> + 0.5 V ≤	V <sub>IN</sub> ≤ 6.0 V		0.3		
			T <sub>J</sub> = 25°C			_	
	Load regulation	$0.1 \text{ mA} \leqslant I_{OUT} \leqslant 300 \text{ mA}$	- 40°C ≤ T <sub>J</sub> ≤ 85°C	- 5		5	mV
		300 MA	- 40°C ≤ T <sub>J</sub> ≤ 150°C	- 5		10	
		T <sub>J</sub> = 25°C, I <sub>OUT</sub> = 0 m	A	15	25	30	
I <sub>GND</sub>	Ground current	I <sub>OUT</sub> = 0 mA				35	
		V <sub>EN</sub> ≤ 0.3 V, 1.65 V ≤	≤ V <sub>IN</sub> ≤ 6.0 V, T <sub>J</sub> = 25°C		0.15	1	
I <sub>SHDN</sub>	Shutdown current	$V_{\text{EN}} \leqslant 0.3 \text{ V}, 1.65 \text{ V} < T_{\text{J}} \leqslant 85^{\circ}\text{C}$	$\leqslant$ V <sub>IN</sub> $\leqslant$ 6.0 V, $-40^{\circ}$ C $\leqslant$			1	μΑ
		$V_{EN} \leqslant 0.3 \text{ V}, 1.65 \text{ V} \leqslant T_{J} \leqslant 150 ^{\circ}\text{C}$	$\leq$ V <sub>IN</sub> $\leq$ 6.0 V, $-40^{\circ}$ C $\leq$			3	
V <sub>FB</sub>	Feedback voltage			1.182	1.2	1.218	V
I <sub>FB</sub>	Feedback pin current			- 0.1	0.01	0.05	μA
I <sub>CL</sub>	Output current limit	$V_{IN} = V_{OUT(NOM)} + 1 V,$ $V_{OUT} = 0.9 \times V_{OUT(NOM)}$ (2)		320		460	mA
I <sub>SC</sub>	Short-circuit current limit	V <sub>OUT</sub> = 0 V			175		
			1.2 V ≤ V <sub>OUT</sub> < 1.5 V			300	
M	Danasakasakana	I <sub>OUT</sub> = 300 mA,	1.5 V ≤ V <sub>OUT</sub> < 1.8 V			175	mV
$V_{DO}$	Dropout voltage	$V_{OUT} = 0.95 x$ $V_{OUT(NOM)}$	1.8 V ≤ V <sub>OUT</sub> < 2.5 V			140	
			$2.5 \text{ V} \leqslant \text{V}_{\text{OUT}} \leqslant 5.0 \text{ V}$			115	
		V <sub>OUT</sub> = 3.3 V, I <sub>OUT</sub> =	f = 1 kHz		52		
PSRR	Power-supply rejection ratio	300 mA, V <sub>IN</sub> =	f = 100 kHz		49		dB
	Tatio	V <sub>OUT(NOM)</sub> + 1 V	f = 1 MHz		30		
V <sub>n</sub>	Output noise voltage	BW = 10 Hz to 100 kF	Iz, V <sub>OUT</sub> = 1.2 V		30		$\mu V_{RMS}$
V <sub>UVLO,rising</sub>	I la demicilia de la alcant	V <sub>IN</sub> rising		1.32	1.42	1.6	
V <sub>UVLO,falling</sub>	Undervoltage lockout	V <sub>IN</sub> falling		1.17	1.29	1.42	V
V <sub>UVLO,HYST</sub>	Undervoltage lockout hysteresis	V <sub>IN</sub> hysteresis			130		mV
t <sub>STR</sub>	Startup time	From EN low-to-high transition to $V_{OUT} = V_{OUT(NOM)} \times 95\%^{(3)}$			500	780	μs
V <sub>EN(HI)</sub>	EN pin high voltage (enabled)			0.85			\/
V <sub>EN(LO)</sub>	EN pin low voltage (enabled)	0.42		0.425	V		
I <sub>EN</sub>	Enable pin current	V <sub>IN</sub> = V <sub>EN</sub> = 6.0 V			10		nA
R <sub>PULLDOWN</sub>	Pulldown resistance	V <sub>IN</sub> = 3.3 V			100		Ω

Submit Document Feedback

## **6.5 Electrical Characteristics (continued)**

at operating temperature range ( $T_J$  =  $^-$  40°C to +150°C),  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or 1.65 V (whichever is greater),  $I_{OUT}$  = 1 mA,  $V_{EN}$  =  $V_{IN}$ ,  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu$ F, and  $C_{FF}$  = open, unless otherwise noted. All typical values at  $T_J$  = 25°C.


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>SD(shutdown)</sub>	Thermal shutdown temperature	Shutdown, temperature increasing		170		°C
T <sub>SD(reset)</sub>	Thermal shutdown reset temperature	Reset, temperature decreasing		160		C

- (1) Feedback resistors tolerance is not included in overall accuracy.
- (2) The output is being forced to 90% of the nominal  $V_{OUT}$  value.
- (3) Startup time = time from EN assertion to  $0.95 \times V_{OUT(NOM)}$ .




#### **6.6 Typical Characteristics**


at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $V_{EN}$  = 1.0 V,  $C_{IN}$  = 1.0  $\mu$ F,  $C_{OUT}$  = 1.0  $\mu$ F, and  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or 1.65 V (whichever is greater), unless otherwise noted; typical values are at  $T_J$  = 25°C




Submit Document Feedback














at operating temperature  $T_J$  = 25°C,  $I_{OUT}$  = 1 mA,  $V_{EN}$  = 1.0 V,  $C_{IN}$  = 1.0  $\mu$ F,  $C_{OUT}$  = 1.0  $\mu$ F, and  $V_{IN}$  =  $V_{OUT(NOM)}$  + 0.5 V or 1.65 V (whichever is greater), unless otherwise noted; typical values are at  $T_J$  = 25°C






 $V_{IN}$  = 6 V,  $C_{IN}$  = 0  $\mu$ F,  $V_{OUT}$  = 5.0 V








 $V_{IN}$  = 4.3 V,  $C_{IN}$  = 0  $\mu F,\,V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 300 mA

# 图 6-26. PSRR vs Frequency and I<sub>OUT</sub>



 $V_{IN}$  = 6 V,  $C_{IN}$  = 0  $\mu$ F,  $V_{OUT}$  = 5.0 V,  $I_{OUT}$  = 300 mA

#### 图 6-27. PSRR vs Frequency and COUT






图 6-29. Output Noise vs Frequency and Vout

#### 图 6-28. PSRR vs Frequency and C<sub>OUT</sub>



 $V_{IN}$  = 4.3 V,  $V_{OUT}$  = 3.3 V,  $I_{OUT}$  = 300 mA,  $V_{RMS}$  BW = 10 Hz to 100 kHz

图 6-30. Output Noise vs Frequency and CFF




## 7 Detailed Description

#### 7.1 Overview

The TPS784 is an ultra low-dropout, high PSRR, high-accuracy linear voltage regulator that is optimized for excellent transient performance. These characteristics make the device ideal for vast range of linear voltage regulator (LDO) applications.

This device offers foldback current limit, output enable, active discharge, undervoltage lockout (UVLO), and thermal protection.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brickwall-foldback scheme. The current limit transitions from a brickwall scheme to a foldback scheme at the foldback voltage ( $V_{FOLDBACK}$ ). In a high-load current fault with the output voltage above  $V_{FOLDBACK}$ , the brickwall scheme limits the output current to the current limit ( $I_{CL}$ ). When the voltage drops below  $V_{FOLDBACK}$ , a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit ( $I_{SC}$ ).  $I_{CL}$  and  $I_{SC}$  are listed in the *Electrical Characteristics* table.

For this device,  $V_{FOLDBACK} = 0.4 \times V_{OUT(NOM)}(V)$ 

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . When the device output is shorted and the output is below  $V_{FOLDBACK}$ , the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{SC}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

Submit Document Feedback

#### 图 7-1 shows a diagram of the foldback current limit.




图 7-1. Foldback Current Limit

#### 7.3.2 Output Enable

The enable pin (EN) is active high. Enable the device by forcing the voltage of the enable pin to exceed the minimum EN pin high-level input voltage (see the *Electrical Characteristics* table). Turn off the device by forcing the voltage of the enable pin to drop below the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). If shutdown capability is not required, connect EN to IN.

This device has an internal pulldown circuit that activates when the device is disabled to actively discharge the output voltage.

#### 7.3.3 Active Discharge

The device has an internal pulldown MOSFET that connects an R<sub>PULLDOWN</sub> resistor to ground when the device is disabled to actively discharge the output voltage. The active discharge circuit is activated by the enable pin.

Do not rely on the active discharge circuit to discharge the output voltage after the input supply has collapsed because reverse current can possibly flow from the output to the input. This reverse current flow can cause damage to the device especially when a large output capacitor is used. Limit reverse current to no more than 5% of the device rated current for a short period of time.

#### 7.3.4 Undervoltage Lockout (UVLO) Operation

The UVLO circuit ensures that the device stays disabled before its input supply reaches the minimum operational voltage range, and ensures that the device shuts down when the input supply collapses. 🗵 7-2 shows the UVLO circuit response to various input voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold.
- Region B: Normal operation, regulating device.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hysteresis).
   The output may fall out of regulation but the device remains enabled.
- · Region D: Normal operation, regulating device.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the
  output falls because of the load and active discharge circuit. The device is reenabled when the UVLO rising
  threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0 V. The output falls because of the load and active discharge circuit.




图 7-2. Typical UVLO Operation

#### 7.3.5 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. Use Equation 1 to calculate the  $R_{DS(ON)}$  of the device.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}} \tag{1}$$

#### 7.3.6 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during startup can be high from large  $V_{IN}$  -  $V_{OUT}$  voltage drops across the device or from high inrush currents charging large output

capacitors. Under some conditions, the thermal shutdown protection disables the device before startup completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 7.4 Device Functional Modes

#### 7.4.1 Device Functional Mode Comparison

The *Device Functional Mode Comparison* table shows the conditions that lead to the different modes of operation. See the *Electrical Characteristics* table for parameter values.

The state of the s						
OPERATING MODE	PARAMETER					
OPERATING WIDDE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	TJ		
Normal operation	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_J < T_{SD(shutdown)}$		
Dropout operation	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>OUT(max)</sub>	$T_J < T_{SD(shutdown)}$		
Disabled (any true condition disables the device)	V <sub>IN</sub> < V <sub>UVLO</sub>	V <sub>EN</sub> < V <sub>EN(LOW)</sub>	Not applicable	$T_J > T_{SD(shutdown)}$		

表 7-1. Device Functional Mode Comparison

#### 7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD</sub>)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

#### 7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

#### 7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

## 8 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

#### 8.1.2 Input and Output Capacitor Requirements

The device requires an input capacitor of 1.0  $\mu$ F or larger as specified in the *Recommended Operating Conditions* table for stability. A higher value capacitor may be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

The device also requires an output capacitor of 1.0  $\mu$ F or larger as specified in the *Recommended Operating Conditions* table for stability. Dynamic performance of the device is improved by using a higher capacitor than the minimum output capacitor.

#### 8.1.3 Output Voltage Setting (Feedback Resistors)

The device requires external feedback divider resistors to set the output voltage. 

■ 8-1 shows how the output voltage can be configured from 1.2 V to 5.5 V by using a resistor divider network.




图 8-1. Output Voltage Setting

Equation 2 calculates how the R<sub>1</sub> and R<sub>2</sub> resistors are used to set the output voltage:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2) + I_{FB} \times R_1$$
 (2)

To disregard the effect of the FB pin current error term in Equation 2 and to achieve best accuracy, choose  $R_2$  to be smaller than 550 k $\Omega$  so that the current flowing through  $R_1$  and  $R_2$  is at least 100 times larger than the  $I_{FB}$  current listed in the *Electrical Characteristics* table. Lowering the value of  $R_2$  increases the immunity against noise injection. Increasing the value of  $R_2$  reduces the quiescent current for achieving higher efficiency at low load currents. Equation 3 calculates the setting that provides the maximum feedback divider series resistance.

$$(R_1 + R_2) \le V_{OLIT} / (I_{FB} \times 100)$$
 (3)

#### 8.1.4 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in 8.2 are broken down as follows. Regions A, E, and H are where the output voltage is in steady-state.




图 8-2. Load Transient Waveform

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation (region C)
- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger DC load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

#### **8.1.5 Exiting Dropout**

Some applications have transients that place the LDO into dropout, such as slower ramps on  $V_{IN}$  during start-up. As with other LDOs, the output can overshoot on recovery from these conditions. A ramping input supply causes an LDO to overshoot on start-up, as shown in  $\boxtimes$  8-3, when the slew rate and voltage levels are in the correct range. Use an enable signal to avoid this condition.




图 8-3. Start-Up Into Dropout

Line transients out of dropout can also cause overshoot on the output of the regulator. These overshoots are caused by the error amplifier having to drive the gate capacitance of the pass element and bring the gate back to the correct voltage for proper regulation. 8-4 illustrates what is happening internally with the gate voltage and how overshoot can be caused during operation. When the LDO is placed in dropout, the gate voltage ( $V_{GS}$ ) is pulled all the way down to ground to give the pass device the lowest on-resistance as possible. However, if a line transient occurs when the device is in dropout, the loop is not in regulation and can cause the output to overshoot until the loop responds and the output current pulls the output voltage back down into regulation. If these transients are not acceptable, then continue to add input capacitance in the system until the transient is slow enough to reduce the overshoot.




图 8-4. Line Transients From Dropout

#### 8.1.6 Dropout Voltage

The device uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as  $(V_{IN} - V_{OUT})$  approaches dropout operation.

#### 8.1.7 Reverse Current

As with most LDOs, excessive reverse current can damage this device.

Reverse current flows through the body diode on the pass element instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device, as a result of one of the following conditions:

- · Degradation caused by electromigration
- · Excessive heat dissipation
- Potential for a latch-up condition

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of  $V_{OUT} > V_{IN} + 0.3 \text{ V}$ :

- If the device has a large C<sub>OUT</sub> and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- · The output is biased above the input supply

If reverse current flow is expected in the application, external protection must be used to protect the device. 8-5 shows one approach of protecting the device.




图 8-5. Example Circuit for Reverse Current Protection Using a Schottky Diode

## 8.1.8 Feed-Forward Capacitor (C<sub>FF</sub>)

The optional feed-forward capacitor ( $C_{FF}$ ) can be connected from the OUT pin to the FB pin.  $C_{FF}$  improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended  $C_{FF}$  values are listed in the *Recommended Operating Conditions* table. A higher capacitance  $C_{FF}$  can be used; however, the startup time increases. For a detailed description of  $C_{FF}$  tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application report.

#### 8.1.9 Power Dissipation (P<sub>D</sub>)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use Equation 4 to approximate  $P_D$ :

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (4)

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS784 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The maximum power dissipation determines the maximum allowable junction temperature  $(T_J)$  for the device. According to Equation 5, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance  $(R_{\theta JA})$  of the combined PCB and device package and the temperature of the ambient air  $(T_A)$ . Equation 6 rearranges Equation 5 for output current.

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{5}$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$
(6)

Submit Document Feedback

Unfortunately, this thermal resistance (R  $_{\theta}$  JA) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The R  $_{\theta}$  JA recorded in the *Recommended Operating Conditions* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance.

#### 8.1.9.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) are used in accordance with Equation 7 and are given in the *Recommended Operating Conditions* table.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \times P_D \text{ and } \Psi_{JB}: T_J = T_B + \Psi_{JB} \times P_D$$
(7)

#### where:

- P<sub>D</sub> is the power dissipated as explained in Equation 4
- T<sub>T</sub> is the temperature at the center-top of the device package, and
- $\bullet$  T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

## 8.1.9.2 Recommended Area for Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is given in 8 8-6 and can be separated into the following parts:

- Dropout voltage limits the minimum differential voltage between the input and the output (V<sub>IN</sub> V<sub>OUT</sub>) at a given output current level. See the *Dropout Voltage* section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating
  causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating causes the device to fall out of specification and reduces long-term reliability.
  - The shape of the slope is given by Equation 6. The slope is nonlinear because the maximum rated junction temperature of the LDO is controlled by the power dissipation across the LDO; thus when  $V_{\text{IN}}$   $V_{\text{OUT}}$  increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of  $V_{IN} V_{OUT}$ .

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

 $\boxtimes$  8-6 shows the recommended area of operation for this device on a JEDEC-standard high-K board with a R  $_{\theta}$  JA as given in the *Recommended Operating Conditions* table.




图 8-6. Region Description of Continuous Operation Regime

## 8.2 Typical Application




图 8-7. Operation From a DC/DC Converter

### 8.2.1 Design Requirements

表 8-1 summarizes the design requirement for this application.

A O II Doolgii i didiilotoi o				
PARAMETER	DESIGN REQUIREMENT			
Input voltage	3.8 V			
Output voltage	3.3 V, ±1.5%			
R <sub>2</sub>	Chosen to be 550 k Ω			
R <sub>1</sub>	Calculated to be 976 k $\Omega$			
Output load	100 mA			
Output capacitor	10 μF			
Maximum ambient temperature	85°C			

表 8-1. Design Parameters


## 8.2.2 Detailed Design Procedure

For this design example, a 3.3-V rail is needed to power the application with 100-mA of load current. The device is powered off a DC/DC converter connected to a battery. A 500-mV headroom between  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  is used to keep the device within the dropout voltage specification and to make sure the device stays in regulation under all load and temperature conditions for this design.

Submit Document Feedback

#### 8.2.3 Application Curves

A 10- $\mu$ F capacitor is used to achieve lower overshoot and undershoot of output voltage during load transients with ramp rates greater than 0.5 A/ $\mu$ s, 8-8 and 8-9 show captures of load transient behavior for this application.



## 9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.65 V to 6.0 V. The input supply must be well regulated and free of spurious noise. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least  $V_{OUT(nom)} + 0.5 V$ . TI requires using a 1- $\mu$ F or greater input capacitor to reduce the impedance of the input supply, especially during transients.



## 10 Layout

## 10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections, in order to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.

## 10.1.1 Additional Layout Considerations

The high impedance of the FB pin makes the regulator sensitive to parasitic capacitances that may couple undesirable signals from nearby components (especially from logic and digital devices, such as microcontrollers and microprocessors); these capacitively-coupled signals may produce undesirable output voltage transients. In these cases, TI recommends isolating the FB node by placing a copper ground plane on the layer directly underneath the LDO circuitry and FB pin to minimize any undesirable signal coupling.

#### 10.2 Layout Example




图 10-1. Layout Example

Submit Document Feedback

## 11 Device and Documentation Support

## 11.1 Device Support

#### 11.1.1 Device Nomenclature

## 表 11-1. Ordering Information

PRODUCT	DESCRIPTION				
TPS78401YYYZ	YYY is the package designator. Z is the package quantity.				

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Universal Low-Dropout (LDO) Linear Voltage Regulator MultiPkgLDOEVM-823 Evaluation Module user guide
- Texas Instruments, Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application report
- Texas Instruments, Using New Thermal Metrics application report
- Texas Instruments, An empirical analysis of the impact of board layout on LDO thermal performance application report

## 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

23-May-2025

www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS78401DBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2DZF
TPS78401DBVR.A	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2DZF

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS784:

Automotive: TPS784-Q1

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

NOTE: Qualified Version De	efinitions
----------------------------	------------

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Mar-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78401DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78401DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 27-Mar-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78401DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS78401DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0



SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司