



🕳 Order

Now






TEXAS INSTRUMENTS

**TPS65653-Q1** ZHCSJI6 – MARCH 2019

# TPS65653-Q1 双路 3A 降压转换器

## **1** 特性

- 下列性能符合 AEC-Q100 标准:
  - 器件温度 1 级: -40℃ 至 +125℃ 的环境工作温 度范围
- 输入电压: 2.8V 至 5.5V
- 两个高效降压直流/直流转换器:
  - 输出电压: 1V 至 3.36V
  - 最大输出电流为每相 3A
  - 可编程输出电压压摆率范围: 0.5mV/µs 至 10mV/µs
  - 4MHz 开关频率
  - 用于降低 EMI 的扩频模式和相位交错
- 可配置通用输出信号(GPO、GPO2)
- I<sup>2</sup>C 兼容接口,支持标准 (100kHz)、快速 (400kHz)、快速+ (1MHz) 和高速 (3.4MHz) 模式
- 具有可编程屏蔽的中断功能
- 可编程电源正常信号 (PGOOD)
- 外部时钟输入以同步开关
- 输出短路和过载保护
- 过热警告和保护
- 过压保护 (OVP) 和欠压锁定 (UVLO)
- 具有可湿性侧面的 28 引脚、5mm × 5mm VQFN 封装



# 2 应用

- 雷达系统 ECU
- 汽车音响主机和仪表组
- 汽车摄像头模块
- 环视系统 ECU
- 汽车显示屏

# 3 说明


**TPS65653-Q1**设计用于为雷达等噪声敏感型 应用提供 严格的电源规范。该器件包含两个降压直流/直流转换 器以及通用数字输出信号。该器件由 I<sup>2</sup>C 兼容串行接口 和使能信号进行控制。

自动 PWM/PFM (AUTO 模式)操作可在较宽输出电 流范围内最大限度地提高效率。TPS65653-Q1 支持远 程电压检测,可补偿稳压器输出与负载点 (POL) 之间 的 IR 压降,从而提高输出电压的精度。此外,可以强 制开关时钟进入 PWM 模式以及将其与外部时钟同 步,从而最大限度地降低干扰。

**TPS65653-Q1**器件支持可编程启动和关断延迟与排序 (包括与使能信号同步的 **GPO** 信号)。在启动和电压 变化期间,器件会对输出转换率进行控制,从而最大限 度地减小输出电压过冲和浪涌电流。

	器件信息	
器件型号	封装	封装尺寸(标称值)
TPS65653-Q1	VQFN (28)	5.00mm × 5.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



直流/直流效率与输出电流



INSTRUMENTS

Texas

www.ti.com.cn

# 目录

特性		1
应用		1
说明	]	1
修订	历史记录	2
Pin	Configuration and Functions	3
Spe	cifications	5
6.1	Absolute Maximum Ratings	5
6.2	ESD Ratings	5
6.3	Recommended Operating Conditions	5
6.4	Thermal Information	6
6.5	Electrical Characteristics	6
6.6	I <sup>2</sup> C Serial Bus Timing Parameters	10
6.7	Typical Characteristics	12
Deta	ailed Description	13
7.1	Overview	13
7.2	Functional Block Diagram	14
7.3	Feature Description	14
	应	<ul> <li>6.2 ESD Ratings</li></ul>

	7.4	Device Functional Modes	29
	7.5	Programming	30
	7.6	Register Maps	33
8	Арр	lication and Implementation	47
	8.1	Application Information	47
	8.2	Typical Application	47
9	Pow	ver Supply Recommendations	<mark>53</mark>
10	Lay	out	<mark>53</mark>
	10.1	Layout Guidelines	53
	10.2	Layout Example	54
11	器件	=和文档支持	<mark>55</mark>
	11.1	器件支持	55
	11.2	接收文档更新通知	55
	11.3	社区资源	55
	11.4	商标	55
	11.5	静电放电警告	55
	11.6	术语表	<mark>55</mark>


# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2019 年 3 月	*	初始发行版



# 5 Pin Configuration and Functions



#### **Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION		
NUMBER NAME			DESCRIPTION		
1	NC	0	Unused. Leave this pin floating.		
2	FB_B0	А	Output voltage feedback (positive) for Buck 0		
3	FB_B1	А	Output voltage feedback (positive) for Buck 1		
4	AGND	G			
5	VANA	P/I	Supply voltage for analog and digital blocks. Must be connected to same node with VIN_Bx.		
6	EN	D/I	Programmable enable signal for regulators and GPOs. If the pin is not used, leave the pin floating.		
7	NC	0			
8	VIN	I	Unused. Connect this pin to VANA.		
9	nINT	D/O	Open-drain interrupt output. Active LOW. If the pin is not used, connect the pin to ground.		
10	CLKIN	D/I/O	External clock input. Alternative function is general-purpose digital output (GPO2). If the pin is not used, leave the pin floating.		
11, 12	VIN_B1	P/I	Input for Buck 1. The separate power pins VIN_Bx are not connected together internally - VIN_Bx pins must be connected together in the application and be locally bypassed.		
13, 14	SW_B1	P/O	Buck 1 switch node. If the Buck 1 is not used, leave the pin floating.		
15, 16	PGND_B1	P/G	Power ground for Buck 1		
17	SCL	D/I	Serial interface clock input for I <sup>2</sup> C access. Connect a pullup resistor. If the I <sup>2</sup> C interface is not used, connect the pin to Ground.		
18	SDA	D/I/O	Serial interface data input and output for I <sup>2</sup> C access. Connect a pullup resistor. If the I <sup>2</sup> C interface is not used, connect the pin to Ground.		
19	SGND	G	Ground		

(1) A: Analog Pin, D: Digital Pin, G: Ground Pin, P: Power Pin, I: Input Pin, O: Output Pin



## Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NUMBER	NAME	ITPE''	E <sup>(1)</sup> DESCRIPTION	
20, 21	PGND_B0	P/G	Power ground for Buck 0	
22, 23	SW_B0	P/O	Buck 0 switch node. If the Buck 0 is not used, leave the pin floating.	
24, 25	VIN_B0	P/I	Input for Buck 0. The separate power pins VIN_Bx are not connected together internally - VIN_Bx pins must be connected together in the application and be locally bypassed.	
26	GPO	D/O	General-purpose digital output. If the pin is not used, leave the pin floating.	
27	PGOOD	D/O	Power-good indication signal. If the pin is not used, leave the pin floating.	
28	VIN	I	Unused. Connect this pin to VANA.	
Thermal Pad	_	_	Connect to PCB ground plane using multiple vias for good thermal performance.	

## 6 Specifications

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
VIN, VIN_Bx, VANA	Voltage on power connections (must use the same input supply)	-0.3	6	V
SW_Bx	Voltage on buck switch nodes	-0.3	(VIN_Bx + 0.3 V) with 6-V maximum	V
FB_Bx	Voltage on buck voltage sense nodes	-0.3	(VANA + 0.3 V) with 6-V maximum	V
SDA, SCL, nINT, EN	Voltage on logic pins (input or output pins)	-0.3	(VANA + 0.3 V) with 6-V maximum	V
PGOOD, GPO, CLKIN (GPO2)	Voltage on logic pins (input or output pins)	-0.3	(VANA + 0.3 V) with 6-V maximum	V
T <sub>J-MAX</sub>	Junction temperature	-40	150	
T <sub>stg</sub>	Storage temperature	-65	150	°C
Maximum lead temperat	ture (soldering, 10 seconds)		260	

 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground.

## 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-	-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM) per AEC	All pins	±500	V
* (ESD)		Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 7, 8, 14, 15, 21, 22, 28)	±750	•

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
INPUT VOLTAGE				
VIN, VIN_Bx, VANA	Voltage on power connections (must use the same input supply)	2.8	5.5	V
EN, nINT	Voltage on logic pins (input or output pins)	0	5.5	V
CLKIN	Voltage on logic pins (input pin)	0	VANA	V
PGOOD, GPO, GPO2	Voltage on logic pins (output pins)	0	VANA	V
SCL. SDA	Voltage on I2C interface, Standard (100 kHz), Fast (400 kHz), Fast+ (1 MHz), and High-Speed (3.4 MHz) Modes	0	1.95	V
SCL, SDA	Voltage on I2C interface, Standard (100 kHz), Fast (400 kHz), and Fast+ (1 MHz) Modes	0	VANA with 3.6-V maximum	V
TEMPERATURE				
TJ	Junction temperature	-40	140	°C
T <sub>A</sub>	Ambient temperature	-40	125	°C

#### **TPS65653-Q1** ZHCSJI6 – MARCH 2019

STRUMENTS

EXAS

## 6.4 Thermal Information

		TPS65653-Q1	
	THERMAL METRIC <sup>(1)</sup>	RHD (VQFN)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	36.7	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	26.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	8.9	°C/W
ΨJT	Junction-to-top characterization parameter	0.4	°C/W
Ψјв	Junction-to-board characterization parameter	8.8	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	2.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

## 6.5 Electrical Characteristics

Limits apply over the junction temperature range  $-40^{\circ}C \le T_J \le +140^{\circ}C$ , specified  $V_{VANA}$ ,  $V_{VIN\_Bx}$ ,  $V_{VOUT\_Bx}$ , and  $I_{OUT}$  range, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ ,  $V_{VANA} = V_{VIN\_Bx} = 3.7$  V, and  $V_{OUT} = 1$  V, unless otherwise noted.<sup>(1)(2)</sup>.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL C	COMPONENTS				·	
C <sub>IN_VANA</sub>	Input filtering capacitance for VANA	Effective capacitance, connected from VANA to AGND		100		nF
C <sub>IN_BUCK</sub>	Input filtering capacitance for buck regulators	Effective capacitance, connected from VIN_Bx to PGND_Bx	1.9	10		μF
C <sub>OUT_BUCK</sub>	Output filtering capacitance for buck regulators, local	Effective capacitance	10	22		μF
C <sub>POL_BUCK</sub>	Point-of-load (POL) capacitance for buck regulators	POL capacitance		22		μF
		Total output capacitance, VIN_Bx $\leq$ 4 V and Slew rate $\leq$ 3.8 mV/µs			150	μF
C <sub>OUT-</sub>	T- Buck output capacitance, L_BUCK total (local and POL)	Total output capacitance, VIN_Bx > 4 V			100	μF
TOTAL_BUCK		Total output capacitance, Slew rate > $3.8$ mV/µs			100	μF
ESR <sub>C</sub>	Input and output capacitor ESR	[1-10] MHz		2	10	mΩ
	la duata a			0.47		
L	Inductor	Inductance of the inductor	-30%		30%	μH
DCRL	Inductor DCR			25		mΩ
BUCK REGU	LATORS					
V <sub>(VIN_Bx)</sub> , V <sub>(VANA)</sub>	Input voltage range	VIN_Bx and VANA pins must be connected to the same supply line	2.8	3.3	5.5	V
		Programmable voltage range	1	1	3.36	V
V <sub>OUT_Bx</sub>	Output voltage	Step size, 1 V $\leq$ V <sub>OUT</sub> < 1.4 V		5		
		Step size, 1.4 V $\leq$ V <sub>OUT</sub> $\leq$ 3.36 V		20		mV
I <sub>OUT_Bx</sub>	Output current	Output current			3 <sup>(3)</sup>	А
	Input and Output voltage difference	Minimum voltage between $V_{(VIN\_Bx)}$ and $V_{OUT}$ to fulfill the electrical characteristics	0.8			V

(1) All voltage values are with respect to network ground.

(2) Minimum (MIN) and Maximum (MAX) limits are specified by design, test, or statistical analysis. Typical (TYP) numbers are not verified, but do represent the most likely norm.

(3) The maximum output current can be limited by the forward current limit I<sub>LIM FWD</sub>. The power dissipation inside the die increases the junction temperature and limits the maximum current depending of the length of the current pulse, efficiency, board and ambient temperature.



## **Electrical Characteristics (continued)**

Limits apply over the junction temperature range  $-40^{\circ}C \le T_{J} \le +140^{\circ}C$ , specified  $V_{VANA}$ ,  $V_{VIN\_Bx}$ ,  $V_{VOUT\_Bx}$ , and  $I_{OUT}$  range, unless otherwise noted. Typical values are at  $T_{J} = 25^{\circ}C$ ,  $V_{VANA} = V_{VIN\_Bx} = 3.7$  V, and  $V_{OUT} = 1$  V, unless otherwise noted.<sup>(1)(2)</sup>.

P	ARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	DC output voltage	Force PWM mode	-2%		2%	
V <sub>OUT_Bx_DC</sub>	accuracy, includes voltage reference, DC load and line regulations, process and temperature	PFM mode. Average output voltage level is increased by max. 20 mV	-2%		2% + 20 mV	
		PWM mode, L = 0.47 μH, I <sub>OUT</sub> = 500 mA, COUT = 22uF + 22uF (GCM31CR71A226KE02)		4		
	Ripple voltage	PFM mode, L = 0.47 $\mu$ H, I <sub>OUT</sub> = 10 mA, COUT = 22uF + 22uF (GCM31CR71A226KE02)		25		mV <sub>p-p</sub>
DC <sub>LNR</sub>	DC line regulation	I <sub>OUT</sub> = 1 A		±0.05		%/V
DC <sub>LDR</sub>	DC load regulation in PWM mode	$V_{OUT_Bx} = 1 \text{ V}, I_{OUT} \text{ from 0 to } I_{OUT(max)}$		0.3%		
T <sub>LDSR</sub>	Transient load step response	$    I_{OUT} = 0 \text{ A to 3 A, } T_R = T_F = 1  \mu\text{s}, \text{ PWM} \\        mode,  V_{\text{VIN}\_Bx} = 3.3  \text{V},  V_{\text{OUT}\_Bx} = 1  \text{V},  C_{\text{OUT}} = \\        44  \mu\text{F},  \text{L} = 0.47  \mu\text{H},  f_{SW} = 4  \text{MHz}                                    $		±60		mV
T <sub>LNSR</sub>	Transient line response	$V_{(VIN\_Bx)}$ stepping 3 V $\leftrightarrow$ 3.5 V, T <sub>R</sub> = T <sub>F</sub> = 10 µs, I <sub>OUT</sub> = I <sub>OUT(max)</sub>		±10		mV
	Forward current limit per phase (peak for every switching cycle)	Programmable range	1.5		4	•
		Step size		0.5		A
ILIM FWD		Accuracy, $V_{(VIN_Bx)} \ge 3 V$ , $I_{LIM} = 4 A$	-5%	7.5%	20%	
		Accuracy, 2.8 V $\leq$ V <sub>(VIN_Bx)</sub> < 3 V, I <sub>LIM</sub> = 4 A	-20%	7.5%	20%	
I <sub>LIM NEG</sub>	Negative current limit		1.6	2.0	3.0	А
R <sub>DS(ON)</sub> HS FET	On-resistance, high-side FET	Between VIN_Bx and SW_Bx pins (I = 1 A)		50	110	mΩ
R <sub>DS(ON)</sub> LS FET	On-resistance, low-side FET	Between SW_Bx and PGND_Bx pins (I = 1 A)		45	90	mΩ
fsw	Switching frequency	PWM mode	3.6	4	4.4	MHz
	Start-up time (soft start)	From ENx to $V_{OUT_Bx} = 0.35 V$ (slew-rate control begins)		120		μs
		SLEW_RATEx[2:0] = 010		10		
		SLEW_RATEx[2:0] = 011		7.5		
	Output voltage slew-	SLEW_RATEx[2:0] = 100	450/	3.8	4 5 0 (	
	rate <sup>(4)</sup>	SLEW_RATEx[2:0] = 101	-15%	1.9	15%	mV/µs
		SLEW_RATEx[2:0] = 110		0.94		
		SLEW_RATEx[2:0] = 111		0.47		
I <sub>PFM-PWM</sub>	PFM-to-PWM - current threshold <sup>(5)</sup>			550		mA
I <sub>PWM-PFM</sub>	PWM-to-PFM - current threshold <sup>(5)</sup>			290		mA
R <sub>DIS_Bx</sub>	Output pulldown resistance	Regulator disabled	150	250	350	Ω

- (4) The slew-rate can be limited by the current limit (forward or negative current limit), output capacitance and load current.
- (5) The final PFM-to-PWM and PWM-to-PFM switchover current varies slightly and is dependent on the output voltage, input voltage and the inductor current level.

## **Electrical Characteristics (continued)**

Limits apply over the junction temperature range  $-40^{\circ}C \le T_J \le +140^{\circ}C$ , specified  $V_{VANA}$ ,  $V_{VIN\_Bx}$ ,  $V_{VOUT\_Bx}$ , and  $I_{OUT}$  range, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ ,  $V_{VANA} = V_{VIN\_Bx} = 3.7$  V, and  $V_{OUT} = 1$  V, unless otherwise noted.<sup>(1)(2)</sup>.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		$V_{(VIN_Bx)}$ and $V_{(VANA)}$ fixed 3.7 V					
	Output voltage	Overvoltage threshold (compared to DC output voltage level, V <sub>VOUT_Bx_DC</sub> )	39	50	64	m)/	
	monitoring for PGOOD pin and for power-good Interrupt	Undervoltage threshold (compared to DC output voltage level, V <sub>VOUT_Bx_DC</sub> )	-53	-40	-29	mV	
	·	Deglitch time during operation and after voltage change	4		15	μs	
	Gating time for PGOOD signal after regulator enable or voltage change	PGOOD_MODE = 0		800		μs	
EXTERNAL	CLOCK AND PLL				·		
		Nominal frequency	1		24	MHz	
f <sub>EXT_CLK</sub>	External input clock <sup>(6)</sup>	Nominal frequency step size		1		MHZ	
		Required accuracy from nominal frequency	-10%		10%		
	Estemal also balance	Delay for missing clock detection			1.8		
	External clock detection	Delay and debounce for clock detection			20	μs	
	Clock change delay (internal to external)	Delay from valid clock detection to use of external clock		600		μs	
	PLL output clock jitter	Cycle to cycle		300		ps, p-p	
PROTECTIO	N FUNCTIONS	-			1		
		Temperature rising, TDIE_WARN_LEVEL = 0	115	125	135		
	Thermal warning <sup>(7)</sup>	Temperature rising, TDIE_WARN_LEVEL = 1	127	137	147 °C		
	memai wanning	Hysteresis		20		l.	
	——————————————————————————————————————	Temperature rising	140	150	160		
	Thermal shutdown <sup>(7)</sup>	Hysteresis		20		°C	
		Voltage rising	5.6	5.8	6.1		
VANA <sub>ovp</sub>	VANA overvoltage	Voltage falling	5.45	5.73	5.96	V	
0.11		Hysteresis	40			mV	
	VANA undervoltage	Voltage rising	2.51	2.63	2.75		
VANA <sub>UVLO</sub>	lockout	Voltage falling	2.5	2.6	2.7	V	
	Buck short-circuit detection	Threshold	280	360	440	mV	
LOAD CURR	RENT MEASUREMENT FOR	BUCK REGULATORS			ŀ		
	Current measurement range	Maximum code			10.22	А	
	Resolution	LSB		20		mA	
	Measurement accuracy	I <sub>OUT</sub> > 1 A		<10%			
	Measurement time	PFM mode (automatically changing to PWM mode for the measurement)		45	μι		
		PWM mode		4		r -	
CURRENT C	ONSUMPTION	•			Į		
	Standby current consumption, regulators disabled			9		μA	

(6) The external clock frequency must be selected so that buck switching frequency is above 1.7 MHz.

(7) For a given device thermal warning will always happen at a lower temperature than thermal shutdown.



## **Electrical Characteristics (continued)**

Limits apply over the junction temperature range  $-40^{\circ}C \le T_J \le +140^{\circ}C$ , specified  $V_{VANA}$ ,  $V_{VIN\_Bx}$ ,  $V_{VOUT\_Bx}$ , and  $I_{OUT}$  range, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ ,  $V_{VANA} = V_{VIN\_Bx} = 3.7$  V, and  $V_{OUT} = 1$  V, unless otherwise noted.<sup>(1)(2)</sup>.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	Active current consumption, one buck regulator enabled in auto mode, internal RC oscillator, PGOOD monitoring enabled	I <sub>OUT_Bx</sub> = 0 mA, not switching		58		μΑ
	Active current consumption, two buck regulators enabled in auto mode, internal RC oscillator, PGOOD monitoring enabled	I <sub>OUT_Bx</sub> = 0 mA, not switching		100		μΑ
	Active current consumption during PWM operation, one buck regulator enabled	I <sub>OUT_Bx</sub> = 0 mA		15		mA
	Active current consumption during PWM operation, two buck regulators enabled	I <sub>OUT_Bx</sub> = 0 mA		30		mA
	PLL and clock detector current consumption	f <sub>EXT_CLK</sub> = 1 MHz, Additional current consumption when enabled		2		mA
DIGITAL IN	NPUT SIGNALS EN, SCL, SDA	, CLKIN				
V <sub>IL</sub>	Input low level				0.4	V
VIH	Input high level		1.2			v
V <sub>HYS</sub>	Hysteresis of Schmitt Trigger inputs		10	80	200	mV
	EN/CLKIN pulldown resistance	EN_PD/CLKIN_PD = 1		500		kΩ
DIGITAL O	UTPUT SIGNALS nINT, SDA					
V <sub>OL</sub>	Output low level	nINT: I <sub>SOURCE</sub> = 2 mA			0.4	V
VOL		SDA: I <sub>SOURCE</sub> = 20 mA			0.4	V
R <sub>P</sub>	External pullup resistor for nINT	To VIO Supply		10		kΩ
DIGITAL O	UTPUT SIGNALS PGOOD, GP	O, GPO2				
V <sub>OL</sub>	Output low level	I <sub>SOURCE</sub> = 2 mA			0.4	V
V <sub>OH</sub>	Output high level, configured to push-pull	I <sub>SINK</sub> = 2 mA	V <sub>VANA</sub> – 0.4		V <sub>VANA</sub>	V
V <sub>PU</sub>	Supply voltage for external pullup resistor, configured to open-drain				V <sub>VANA</sub>	V
R <sub>PU</sub>	External pullup resistor, configured to open-drain			10		kΩ
ALL DIGIT	AL INPUTS					
I <sub>LEAK</sub>	Input current	All logic inputs over pin voltage range	-1		1	μA

TEXAS INSTRUMENTS

www.ti.com.cn

# 6.6 I<sup>2</sup>C Serial Bus Timing Parameters

These specifications are ensured by design. Unless otherwise noted,  $V_{IN Bx} = 3.7$  V. See <sup>(1)</sup> and Figure 1.


			MIN	MAX	UNIT
		Standard mode		100	kHz
		Fast mode		400	KI IZ
SCL	Serial clock frequency	Fast mode+		1	
		High-speed mode, $C_b = 100 \text{ pF}$		3.4	MHz
		High-speed mode, $C_b = 400 \text{ pF}$		1.7	
		Standard mode	4.7		
	SCL low time	Fast mode	1.3		
LOW		Fast mode+	0.5		μs
		High-speed mode, C <sub>b</sub> = 100 pF	0.16		
		High-speed mode, $C_b = 400 \text{ pF}$	0.32		
		Standard mode	4		
		Fast mode	0.6		
HIGH	SCL high time	Fast mode+	0.26		μs
		High-speed mode, C <sub>b</sub> = 100 pF	0.06		
		High-speed mode, C <sub>b</sub> = 400 pF	0.12		
		Standard mode	250		
	Data setup time	Fast mode	100		ns
t <sub>SU;DAT</sub>		Fast mode+	50		
		High-speed mode	10		
	Data hold time	Standard mode	10	3450	
thd;dat		Fast mode	10	900	ns
		Fast mode+	10		
		High-speed mode, C <sub>b</sub> = 100 pF	10	70	
		High-speed mode, $C_b = 400 \text{ pF}$	10	150	
		Standard mode	4.7		
	Setup time for a start or	Fast mode	0.6		
SU;STA	a repeated start condition	Fast mode+	0.26		μs
	condition	High-speed mode	0.16		
		Standard mode	4		
	Hold time for a start or a	Fast mode	0.6		
HD;STA	repeated start condition	Fast mode+	0.26		μs
		High-speed mode	0.16		
		Standard mode	4.7		
BUF	Bus free time between a	Fast mode	1.3		μs
BUF	stop and start condition	Fast mode +	0.5		le e
		Standard mode	4		
	Setup time for a stop	Fast mode	0.6		
SU;STO	condition	Fast mode+	0.26		μs
		High-speed mode	0.16		
		Standard mode	0.10	1000	
		Fast mode	20	300	
	Rise time of SDA signal	Fast mode+	20	120	ns
rDA	Nise time of SUA signal	High-speed mode, $C_b = 100 \text{ pF}$	10	80	115
		High-speed mode, $C_b = 100 \text{ pF}$	20	160	




# I<sup>2</sup>C Serial Bus Timing Parameters (continued)

These specifications are ensured by design. Unless otherwise noted,  $V_{IN Bx} = 3.7$  V. See <sup>(1)</sup> and Figure 1.

			MIN	MAX	UNIT
		Standard mode		300	
<sup>t</sup> fDA		Fast mode	20 × (V <sub>DD</sub> / 5.5 V)	300	
	Fall time of SDA signal	Fast mode+	20 × (V <sub>DD</sub> / 5.5 V)	120	ns
		High-speed mode, C <sub>b</sub> = 100 pF	10	80	
		High-speed mode, $C_b = 400 \text{ pF}$	30	160	
t <sub>rCL</sub> Rise		Standard mode		1000	
		Fast mode	20	300	ns
	Rise time of SCL signal	Fast mode+		120	
		High-speed mode, $C_b = 100 \text{ pF}$	10	40	
		High-speed mode, $C_b = 400 \text{ pF}$	20	80	
t <sub>rCL1</sub>	Rise time of SCL signal	High-speed mode, C <sub>b</sub> = 100 pF	10	80	ns
	after a repeated start condition and after an acknowledge bit	High-speed mode, $C_b = 400 \text{ pF}$	20	160	
		Standard mode		300	
		Fast mode	20 × (V <sub>DD</sub> / 5.5 V)	300	
t <sub>fCL</sub>	Fall time of a SCL signal	Fast mode+	20 × (V <sub>DD</sub> / 5.5 V)	120	ns
		High-speed mode, $C_b = 10 - 100 \text{ pF}$	10	40	
		High-speed mode, $C_b = 400 \text{ pF}$	20	80	
C <sub>b</sub>	Capacitive load for each bus line (SCL and SDA)			400	pF
	Pulse width of spike	Standard mode, fast mode, and fast mode+		50	
t <sub>SP</sub>	suppressed (SCL and SDA spikes that are less then the indicated width are suppressed)	High-speed mode		10	ns








## 6.7 Typical Characteristics

Unless otherwise specified:  $V_{(VIN\_Bx)} = V_{(VANA)} = 3.7 \text{ V}$ ,  $V_{OUT\_Bx} = 1 \text{ V}$ ,  $T_A = 25^{\circ}C$ ,  $L = 0.47 \mu H$  (Murata DFE252012PD-R47M),  $C_{OUT\_BUCK} = 22 \mu F$ , and  $C_{POL\_BUCK} = 22 \mu F$ 





## 7 Detailed Description

## 7.1 Overview

The TPS65653-Q1 is a high-efficiency, high-performance flexible power supply device with two step-down DC/DC converter cores (Buck0 and Buck1) for automotive applications. Table 1 lists the output characteristics of the regulators.

Table 1. Supply	Specification
-----------------	---------------

	OUTPUT				
SUPPLY	V <sub>OUT</sub> RANGE (V)	RESOLUTION (mV)	IMAX MAXIMUM OUTPUT CURRENT (mA)		
Buck0	1 to 3.36	5 (1 V to 1.4 V) 20 (1.4 V to 3.36 V)	3000		
Buck1	1 to 3.36	5 (1 V to 1.4 V) 20 (1.4 V to 3.36 V)	3000		


The TPS65653-Q1 also supports switching clock synchronization to an external clock (CLKIN pin). The nominal frequency of the external clock can be from 1 MHz to 24 MHz with 1-MHz steps.

Additional features include:

- Soft-start
- Input voltage protection:
  - Undervoltage lockout
  - Overvoltage protection
- Output voltage monitoring and protection:
  - Overvoltage monitoring
  - Undervoltage monitoring
  - Overload protection
- Thermal warning
- Thermal shutdown

The TPS65653-Q1 has one dedicated general purpose digital output (GPO) signal. CLKIN pin can be programmed as a second GPO signal (GPO2) if external clock is not needed. The output type (open-drain or push-pull) is programmable for the GPOs.

## 7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated

## 7.3 Feature Description

#### 7.3.1 DC/DC Converters

#### 7.3.1.1 Overview

The TPS65653-Q1 includes two step-down DC/DC converter cores. The cores are designed for flexibility; most of the functions are programmable, thus giving a possibility to optimize the regulator operation for each application. The buck regulators deliver 1-V to 3.36-V regulated voltage rails from a 2.8-V to 5.5-V supply voltage.

The TPS65653-Q1 has the following features:

- DVS support with programmable slew rate
- Automatic mode control based on the loading (PFM or PWM mode)
- Forced PWM mode option
- Optional external clock input to minimize crosstalk
- Optional spread-spectrum technique to reduce EMI
- Phase control for optimized EMI
- Synchronous rectification
- Current mode loop with PI compensator



## Feature Description (continued)


- Soft start
- Power Good flag with maskable interrupt
- Power Good signal (PGOOD) with selectable sources
- Average output current sensing (for PFM entry and load current measurement)

The following parameters can be programmed via registers, the default values are set by OTP bits:

- Output voltage
- Forced PWM operation
- Switch current limit
- Output voltage slew rate
- Enable and disable delays

There are two modes of operation for the buck converter, depending on the output current required: pulse-width modulation (PWM) and pulse-frequency modulation (PFM). The converter operates in PWM mode at high load currents of approximately 600 mA or higher. Lighter output current loads cause the converter to automatically switch into PFM mode for reduced current consumption when forced PWM mode is disabled. The forced PWM mode can be selected to maintain fixed switching frequency at all load current levels.

A block diagram of a single core is shown in Figure 5.



Copyright © 2016, Texas Instruments Incorporated

Figure 5. Detailed Block Diagram Showing One Core

#### 7.3.1.2 Transition Between PWM and PFM Modes

PWM mode operation optimizes efficiency at mid to full load at the expense of light-load efficiency. The TPS65653-Q1 converter operates in PWM mode at load current of about 600 mA or higher. At lighter load current levels the device automatically switches into PFM mode for reduced current consumption when forced PWM mode is disabled (AUTO mode operation). By combining the PFM and the PWM modes a high efficiency is achieved over a wide output-load current range.

#### 7.3.1.3 Buck Converter Load Current Measurement

Buck load current can be monitored via I<sup>2</sup>C registers. The monitored buck converter is selected with the LOAD\_CURRENT\_BUCK\_SELECT bit in SEL\_I\_LOAD register. A write to this selection register starts a current measurement sequence. The regulator is automatically forced to PWM mode for the measurement period. The measurement sequence is 50 µs long, maximum.




#### Feature Description (continued)

TPS65653-Q1 can be configured to give out an interrupt (I\_MEAS\_INT bit in INT\_TOP\_1 register) after the load current measurement sequence is finished. Load current measurement interrupt can be masked with I\_MEAS\_MASK bit (TOP\_MASK\_1 register). The measurement result can be read from registers I\_LOAD\_1 and I\_LOAD\_2. Register I\_LOAD\_1 bits BUCK\_LOAD\_CURRENT[7:0] give out the LSB bits and register I\_LOAD\_2 bit BUCK\_LOAD\_CURRENT[8] the MSB bit. The measurement result BUCK\_LOAD\_CURRENT[8:0] LSB is 20 mA, and maximum code value of the measurement corresponds to 10.22 A.

#### 7.3.1.4 Spread-Spectrum Mode

Systems with periodic switching signals may generate a large amount of switching noise in a set of narrowband frequencies (the switching frequency and its harmonics). The usual solution to reduce noise coupling is to add EMI-filters and shields to the boards. The TPS65653-Q1 has register selectable spread-spectrum mode which minimizes the need for output filters, ferrite beads, or chokes. In spread spectrum mode, the switching frequency varies around the center frequency, reducing the EMI emissions radiated by the converter and associated passive components and PCB traces (see Figure 6). This feature is available only when internal RC oscillator is used (EN\_PLL bit is 0 in PLL\_CTRL register), and it is enabled with the EN\_SPREAD\_SPEC bit in CONFIG register, and it affects both buck cores.



Where a fixed frequency converter exhibits large amounts of spectral energy at the switching frequency, the spread spectrum architecture of the TPS65653-Q1 spreads that energy over a large bandwidth.

Figure 6. Spread-Spectrum Modulation

## 7.3.2 Sync Clock Functionality

The TPS65653-Q1 device contains a CLKIN input to synchronize the switching clock of the buck regulators with the external clock. The block diagram of the clocking and PLL module is shown in Figure 7. Depending on the EN\_PLL bit in PLL\_CTRL register and the external clock availability, the external clock is selected and interrupt is generated as shown in Table 2. The interrupt can be masked with SYNC\_CLK\_MASK bit in TOP\_MASK\_1 register. The nominal frequency of the external input clock is set by EXT\_CLK\_FREQ[4:0] bits in PLL\_CTRL register, and it can be from 1 MHz to 24 MHz with 1-MHz steps. The external clock must be inside accuracy limits (-10%/+10%) of the selected frequency for valid clock detection.

The SYNC\_CLK\_INT interrupt in INT\_TOP\_1 register is also generated in cases where the external clock is expected but it is not available. These cases are start-up (read OTP-to-standby transition) when EN\_PLL is 1 and Buck regulator enable (standby-to-active transition) when EN\_PLL is 1.



clock when available

## Feature Description (continued)




Figure 7. Clock and PLL Module

DEVICE OPERATION MODE	EN_PLL	PLL AND CLOCK DETECTOR STATE	INTERRUPT FOR EXTERNAL CLOCK	CLOCK	
STANDBY	0	Disabled	No	Internal RC	
ACTIVE	0	Disabled	No	Internal RC	
STANDBY	1	Enabled	When external clock appears or disappears	Automatic change to external clock when available	
ACTIVE	1	Enabled	When external clock	Automatic change to external	

## Table 2. PLL Operation

#### 7.3.3 Power-Up

The power-up sequence for the TPS65653-Q1 is as follows:

 VANA (and VIN\_Bx) reach minimum recommended levels (V<sub>VANA</sub> > VANA<sub>UVLO</sub>). This initiates power-on-reset (POR), OTP reading, and enables the system I/O interface. The I<sup>2</sup>C host should allow at least 1.2 ms before writing or reading data to the TPS65653-Q1.

appears or disappears

- Device enters standby mode.
- The host can change the default register setting by I<sup>2</sup>C if needed.
- The regulators can be enabled/disabled and the GPO signals can be controlled by EN pin and by I<sup>2</sup>C interface.

Transitions between the operating modes are shown in Modes of Operation.

#### 7.3.4 Regulator Control

#### 7.3.4.1 Enabling and Disabling Regulators

The regulators can be enabled when the device is in STANDBY or ACTIVE state. There are two ways for enable and disable the buck regulators:

- Using BUCKx\_EN bit in BUCKx\_CTRL\_1 register (BUCKx\_EN\_PIN\_CTRL bit is 0 in BUCKx\_CTRL\_1 register)
- Using EN control pin (BUCKx\_EN bit is 1 AND BUCKx\_EN\_PIN\_CTRL bit is 1)

If the EN control pin is used for enable and disable then the delay from the control signal rising edge to start-up is set by BUCKx\_STARTUP\_DELAY[3:0] bits in BUCKx\_DELAY register and the delay from control signal falling edge to shutdown is set by BUCKx\_SHUTDOWN\_DELAY[3:0] bits in BUCKx\_DELAY register. The delays are valid only for EN signal transitions and not for control with I<sup>2</sup>C writings to the BUCKx\_EN bit.

The control of the regulator (with 0-ms delays) is shown in Table 3.


FXAS **NSTRUMENTS** 

www.ti.com.cn

## **Table 3. Regulator Control**

	BUCKx_EN	BUCKx_EN_PIN_CTRL	EN PIN	BUCKx OUTPUT VOLTAGE
Enable/disable control with	0	Don't Care	Don't Care	Disabled
BUCKx_EN bit	1	0	Don't Care	BUCKx_VSET[7:0]
Enable/disable control with EN pin	1	1	Low	Disabled
	1	1	High	BUCKx_VSET[7:0]

The buck regulator is enabled by the EN pin or by I<sup>2</sup>C writing as shown in Figure 8. The soft-start circuit limits the in-rush current during start-up. When the output voltage rises to a 0.35-V level, the output voltage becomes slewrate controlled. If there is a short circuit at the output, and the output voltage does not increase above the 0.35-V level in 1 ms or the output voltage drops below 0.35-V level during operation (for minimum of 1 ms), the regulator is disabled, and BUCKx SC INT interrupt in INT BUCK register is set. When the output voltage reaches the Power-Good threshold level the BUCKx PG INT interrupt flag in INT BUCK register is set. The Power-Good interrupt flag when reaching valid output voltage can be masked using BUCKx PGR MASK bit in BUCK MASK register. The Power-Good interrupt flag can be also generated when the output voltage becomes invalid. The interrupt mask for invalid output voltage detection is set by BUCKx\_PGF\_MASK bit in BUCK\_MASK register. A BUCKx PG STAT bit in BUCK STAT register shows always the validity of the output voltage: 1 means valid and 0 means invalid output voltage. A PGOOD WINDOW BUCK bit in PGOOD CTRL 1 register sets the detection method for the valid buck output voltage, either undervoltage detection or undervoltage and overvoltage detection.



BUCK\_MASK(BUCKx\_PGR\_MASK) = 0




The EN input pin has an integrated pulldown resistor. The pulldown resistor is controlled with EN\_PD bit in CONFIG register.


#### 7.3.4.2 Changing Output Voltage

The output voltage of the regulator can be changed by writing to the BUCKx\_VOUT register. The voltage change for buck regulator is always slew-rate controlled, and the slew-rate is defined by the BUCKx\_SLEW\_RATE[2:0] bits in BUCKx\_CTRL\_2 register. During voltage change the forced PWM mode is used automatically. When the programmed output voltage is achieved, the mode becomes the one defined by load current, and the BUCKx\_FPWM bit in BUCKx\_CTRL\_1 register.

The voltage change and Power-Good interrupts are shown in Figure 9.



BUCK\_MASK(BUCKx\_PGR\_MASK)=0



#### 7.3.5 Enable and Disable Sequences

The TPS65653-Q1 device supports start-up and shutdown sequencing with programmable delays for different regulator outputs using single EN control signal. The Buck regulator is selected for delayed control with:

- BUCKx\_EN = 1 in BUCKx\_CTRL\_1 register
- BUCKx\_EN\_PIN\_CTRL = 1 in BUCKx\_CTRL\_1 register
- BUCKx\_VSET[7:0] bits in BUCKx\_VOUT register defines the voltage when EN pin is high
- The delay from rising edge of EN pin to the regulator enable is set by BUCKx\_STARTUP\_DELAY[3:0] bits in BUCKx\_DELAY register and
- The delay from falling edge of EN pin to the regulator disable is set by BUCKx\_SHUTDOWN\_DELAY[3:0] bits in BUCKx\_DELAY register.

The GPO (and GPO2) digital output signals can be also controlled as a part of start-up and shutdown sequencing with the following settings:

- GPOx\_EN = 1 in GPO\_CTRL register
- GPOx\_EN\_PIN\_CTRL = 1 in GPO\_CTRL register
- The delay from rising edge of EN pin to the rising edge of GPO/GPO2 signal is set by

PRODUCT PREVIEW


TEXAS INSTRUMENTS

www.ti.com.cn

#### GPOx\_STARTUP\_DELAY[3:0] bits in GPOx\_DELAY register and

 The delay from falling edge of EN pin to the falling edge of GPO/GPO2 signal is set by GPOx\_SHUTDOWN\_DELAY[3:0] bits in GPOx\_DELAY register.

An example of the start-up and shutdown sequences for the buck regulators are shown in Figure 10. The start-up and shutdown delays for the Buck0 regulator are 1 ms and 4 ms; for the Buck1 regulator start-up and shutdown delays are 3 ms and 1 ms. The delay settings are used only for enable/disable control with EN signal.








Figure 10. Start-Up and Shutdown Sequencing



#### 7.3.6 Device Reset Scenarios

There are two reset methods implemented on the TPS65653-Q1:

- Software reset with SW\_RESET bit in RESET register
- Undervoltage lockout (UVLO) reset from VANA supply

An SW reset occurs when SW\_RESET bit is written 1. The bit is automatically cleared after writing. This event disables all the regulators immediately, drives GPO and GPO2 signals low, resets all the register bits to the default values and OTP bits are loaded (see Figure 15). I<sup>2</sup>C interface is not reset during software reset.

If VANA supply voltage falls below the UVLO threshold level then all the regulators are disabled immediately, GPO and GPO2 signals are driven low, and all the register bits are reset to the default values. When the VANA supply voltage transition above UVLO threshold level an internal POR occurs. OTP bits are loaded to the registers and a startup is initiated according to the register settings.

#### 7.3.7 Diagnosis and Protection Features

The TPS65653-Q1 is capable of providing four levels of protection features:

- Information of valid regulator output voltage which sets interrupt or PGOOD signal;
- · Warnings for diagnosis which sets interrupt;
- Protection events which are disabling the regulators; and
- Faults which are causing the device to shutdown.

The TPS65653-Q1 sets the flag bits indicating what protection or warning conditions have occurred, and the nINT pin is pulled low. nINT is released again after a clear of flags is complete. The nINT signal stays low until all the pending interrupts are cleared.

When a fault is detected or software requested reset, it is indicated by a RESET\_REG\_INT interrupt flag in INT\_TOP\_2 register after next start-up. If the RESET\_REG\_MASK is set to masked in the OTP, the interrupt is not generated. The mask bit change with I<sup>2</sup>C does not affect, because the RESET\_REG\_MASK bit is loaded from OTP during reset sequence.

**TPS65653-Q1** ZHCSJI6 – MARCH 2019

## Table 4. Summary of Interrupt Signals

EVENT	OUTCOME	INTERRUPT BIT	INTERRUPT MASK BIT	STATUS BIT	RECOVERY/INTERRUPT CLEAR
Buck current limit triggered	No effect	BUCK_INT BUCKx_ILIM_INT	BUCKx_ILIM_MASK	BUCKx_ILIM_STAT	Write 1 to BUCKx_ILIM_INT bit Interrupt is not cleared if current limit is active
Buck short circuit ( $V_{OUT} < 0.35$ V at 1 ms after enable) or overload ( $V_{OUT}$ decreasing below 0.35 V during operation, 1-ms debounce)	Regulator disable	BUCK_INT BUCKx_SC_INT	N/A	N/A	Write 1 to BUCKx_SC_INT bit
Thermal warning	No effect	TDIE_WARN_INT	TDIE_WARN_MASK	TDIE_WARN_STAT	Write 1 to TDIE_WARN_INT bit Interrupt is not cleared if temperature is above thermal warning level
Thermal shutdown	All regulators disabled immediately and GPO and GPO2 are set to low	TDIE_SD_INT	N/A	TDIE_SD_STAT	Write 1 to TDIE_SD_INT bit Interrupt is not cleared if temperature is above thermal shutdown level
VANA overvoltage (VANA <sub>OVP</sub> )	All regulators disabled immediately and GPO and GPO2 are set to low	OVP_INT	N/A	OVP_STAT	Write 1 to OVP_INT bit Interrupt is not cleared if VANA voltage is above VANA <sub>OVP</sub> level
Buck power good, output voltage becomes valid	No effect	BUCK_INT BUCKx_PG_INT	BUCKx_PGR_MASK	BUCKx_PG_STAT	Write 1 to BUCKx_PG_INT bit
Buck power good, output voltage becomes invalid	No effect	BUCK_INT BUCKx_PG_INT	BUCKx_PGF_MASK	BUCKx_PG_STAT	Write 1 to BUCKx_PG_INT bit
PGOOD pin changing from active to inactive state <sup>(1)</sup>	No effect	PGOOD_INT	PGOOD_MASK	PGOOD_STAT	Write 1 to PGOOD_INT bit
External clock appears or disappears	No effect to regulators	SYNC_CLK_INT <sup>(2)</sup>	SYNC_CLK_MASK	SYNC_CLK_STAT	Write 1 to SYNC_CLK_INT bit
Load current measurement ready	No effect	I_MEAS_INT	I_MEAS_MASK	N/A	Write 1 to I_MEAS_INT bit
Supply voltage VANA <sub>UVLO</sub> triggered (VANA falling)	Immediate shutdown, registers reset to default values	N/A	N/A	N/A	N/A
Supply voltage VANA <sub>UVLO</sub> triggered (VANA rising)	Startup, registers reset to default values and OTP bits loaded	RESET_REG_INT	RESET_REG_MASK	N/A	Write 1 to RESET_REG_INT bit
Software requested reset	Immediate shutdown followed by power up, registers reset to default values	RESET_REG_INT	RESET_REG_MASK	N/A	Write 1 to RESET_REG_INT bit

(1) PGOOD\_STAT bit is 1 when the PGOOD pin shows valid voltages. PGOOD\_POL bit in PGOOD\_CTRL\_1 register affects only PGOOD pin polarity, not Power Good and PGOOD\_INT interrupt polarity.

(2) Interrupt is generated during clock-detector operation and if clock is not available when clock detector is enabled.

## 7.3.7.1 Power-Good Information (PGOOD pin)

In addition to the interrupt-based indication of the current limit and the Power-Good level the TPS65653-Q1 device supports monitoring with PGOOD signal:

- Regulator output voltage,
- Input supply overvoltage,
- Thermal warning and
- Thermal shutdown.

Regulator output voltage monitoring (not current limit monitoring) can be selected for PGOOD indication. This selection is individual for both buck regulators and is set by EN\_PGOOD\_BUCKx bits in PGOOD\_CTRL\_1 register. When a regulator is disabled, the monitoring is automatically masked to prevent it forcing PGOOD inactive. A thermal warning can be also selected for PGOOD indication with EN\_PGOOD\_TWARN bit in PGOOD\_CTRL\_2 register. The monitoring from all the output rails, thermal warning (TDIE\_WARN\_STAT), input overvoltage interrupt (OVP\_INT), and thermal shutdown interrupt (TDIE\_SD\_INT) are combined, and PGOOD pin is active only if all the selected sources shows a valid status.

The type of output voltage monitoring for PGOOD signal is selected by PGOOD\_WINDOW\_x bits in PGOOD\_CTRL\_1 register. If the bit is 0, only undervoltage is monitored; if the bit is 1, both undervoltage and overvoltage are monitored.

The polarity and the output type (push-pull or open-drain) are selected by the PGOOD\_POL and PGOOD\_OD bits in the PGOOD\_CTRL\_1 register.





www.ti.com.cn



PGOOD is only *active* or *asserted* when all enabled power resource output voltages are within specified tolerance for each requested/programmed output voltage.

PGOOD is *inactive* or *de-asserted* if any enabled power resource output voltages is outside specified tolerance for each requested/programmed output voltage.

The device OTP setting selects either gated (that is, *unusual*) or continuous (that is, *invalid*) mode of operation.

#### 7.3.7.1.1 PGOOD Pin Gated mode

The gated (or *unusual*) mode of operation is selected by setting PGOOD\_MODE bit to 0 in PGOOD\_CTRL\_2 register.

For the gated mode of operation, PGOOD behaves as follows:

- PGOOD is set to active or asserted state upon exiting OTP configuration as an initial default state.
- PGOOD status is suspended or unchanged during an 800-µs gated time period, thereby *gating-off* the status indication.
- During normal power-up sequencing and requested voltage changes, PGOOD state is not changed during an 800-µs gated time period. It typically remains *active* or *asserted* for normal conditions.
- During an *abnormal* power-up sequencing and requested voltage changes, PGOOD status could change to *inactive* or *de-asserted* after an 800-µs gated time period if any output voltage is outside of regulation range.
- Using the gated mode of operation could allow the PGOOD signal to initiate an immediate power shutdown sequence if the PGOOD signal is wired-OR with signal connected to EN input. This type of circuit configuration provides a smart PORz function for processor that eliminates the need for additional components to generate PORz upon start-up and to monitor voltage levels of key voltage domains.

The fault sets corresponding fault bit 1 in PG\_FAULT register. The detected fault must be cleared to continue the PGOOD monitoring. The overvoltage and thermal shutdown are cleared by writing 1 to the OVP\_INT and TDIE\_SD\_INT interrupt bits in INT\_TOP\_1 register. The regulator fault is cleared by writing 1 to the corresponding register bit in PG\_FAULT register. The interrupts can be also cleared with VANA UVLO by toggling the input supply. An example of PGOOD pin operation in gated mode is shown in Figure 11.

V <sub>(VANA)</sub>	
VANA_UVLO	
State	Shut down X Read OTP XStandby Active
PGOOD pin	Clear fault
EN pin	
Buck internal enable	4ms
VOUT (Buck1)	800us Timer
Buck1 internal powergood	

Figure 11. PGOOD Pin Operation in Gated Mode

#### 7.3.7.1.2 PGOOD Pin Continuous Mode

The continuous (or *unvalid*) mode of operation is selected by setting PGOOD\_MODE bit to 1 in PGOOD\_CTRL\_2 register.

For the continuous mode of operation, PGOOD behaves as follows:

• PGOOD is set to *active* or *asserted* state upon exiting OTP configuration.

23


- PGOOD is set to inactive or de-asserted as soon as regulator is enabled.
- PGOOD status begins indicating output voltage regulation status immediately and continuously.
- During power-up sequencing and requested voltage changes, PGOOD will toggle between *inactive* or *deasserted* while output voltages are outside of regulation ranges and *active* or *asserted* when inside of regulation ranges.

The PG\_FAULT register bits are latched and maintain the fault information until host clears the fault bit by writing 1 to the bit. The PGOOD signal indicates also a thermal shutdown and input overvoltage interrupts, which are cleared by clearing the interrupt bits.

When regulator voltage is transitioning from one target voltage to another, the PGOOD signal is set inactive.

When the PGOOD signal becomes inactive, the source for the fault can be read from PG\_FAULT register. If the invalid output voltage becomes valid again the PGOOD signal becomes active. Thus the PGOOD signal shows all the time if the monitored output voltages are valid. The block diagram for this operation is shown in Figure 12 and an example of operation is shown in Figure 13.

The PGOOD signal can be also configured so that it maintains inactive state even when the monitored outputs are valid but there are PG\_FAULT\_x bits in PG\_FAULT register pending clearance. This type of operation is selected by setting PGFAULT\_GATES\_PGOOD bit to 1 in PGOOD\_CTRL\_2 register.



Copyright © 2018, Texas Instruments Incorporated

Figure 12. PGOOD Block Diagram (Continuous Mode)



V <sub>(VANA)</sub>		
VANA_UVLO		
State	Shut Read Standby A	ctive
PGOOD pin		
EN pin		
Buck1 internal enable	4ms	
VOUT (Buck1)		
Buck1 internal powergood		

## Figure 13. PGOOD Pin Operation in Continuous Mode

## 7.3.7.2 Warnings for Diagnosis (Interrupt)

#### 7.3.7.2.1 Output Power Limit

The Buck regulators have programmable output peak current limits. The limits are individually programmed for both regulators with BUCKx\_ILIM[2:0] bits in BUCKx\_CTRL\_2 register. If the load current is increased so that the current limit is triggered, the regulator continues to regulate to the limit current level (peak current regulation). The voltage may decrease if the load current is higher than limit current. If the current regulation continues for 20 µs, the TPS65653-Q1 device sets the BUCKx\_ILIM\_INT bit in INT\_BUCK register and pulls the nINT pin low. The host processor can read BUCKx\_ILIM\_STAT bits in BUCK\_STAT register to see if the regulator is still in peak current regulation mode and the interrupt is cleared by writing 1 to BUCKx\_ILIM\_INT bit. The current limit interrupt can be masked by setting BUCKx\_ILIM\_MASK bit in BUCK\_MASK register to 1. The Buck overload situation is shown in Figure 14.






Figure 14. Buck Regulator Overload Situation

## 7.3.7.2.2 Thermal Warning

The TPS65653-Q1 device includes a protection feature against overtemperature by setting an interrupt for host processor. The threshold level of the thermal warning is selected with TDIE\_WARN\_LEVEL bit in CONFIG register.

If the TPS65653-Q1 device temperature increases above thermal warning level the device sets TDIE\_WARN\_INT bit in INT\_TOP\_1 register and pulls the nINT pin low. The status of the thermal warning can be read from TDIE\_WARN\_STAT bit in TOP\_STAT register, and the interrupt is cleared by writing 1 to TDIE\_WARN\_INT bit. The thermal warning interrupt can be masked by setting TDIE\_WARN\_MASK bit in TOP\_MASK\_1 register to 1.

## 7.3.7.3 Protection (Regulator Disable)

If the regulator is disabled because of protection or fault (short-circuit protection, overload protection, thermal shutdown, input overvoltage protection, or UVLO), the output power FETs are set to high-impedance mode, and the output pulldown resistor is enabled (if enabled with BUCKx\_RDIS\_EN bit in BUCKx\_CTRL\_1 register). The turnoff time of the output voltage is defined by the output capacitance, load current, and the resistance of the integrated pull-down resistor. The pulldown resistors are active as long as VANA voltage is above approximately a 1.2-V level.

## 7.3.7.3.1 Short-Circuit and Overload Protection

A short-circuit protection feature allows the TPS65653-Q1 to protect itself and external components against short circuit at the output or against overload during start-up. For buck regulators the fault thresholds are about 350 mV, and the protection is triggered and the regulator is disabled if the output voltage is below the threshold level 1 ms after the regulator is enabled.



In a similar way the overload situation is protected during normal operation. If the output voltage falls below 0.35 V and 0.3 V and remains below the threshold level for 1 ms the regulator is disabled.

In buck regulator short-circuit and overload situations the BUCKx\_SC\_INT bit in INT\_BUCK register and the INT\_BUCKx bit in INT\_TOP\_1 register are set to 1, the BUCKx\_STAT bit in BUCK\_STAT register is set to 0, and the nINT signal is pulled low. The host processor clears the interrupt by writing 1 to the BUCKx\_SC\_INT bit. Upon clearing the interrupt the regulator makes a new start-up attempt if the regulator is in an enabled state.

#### 7.3.7.3.2 Overvoltage Protection

The TPS65653-Q1 device monitors the input voltage from the VANA pin in standby and active operation modes. If the input voltage rises above VANA<sub>OVP</sub> voltage level, all the regulators are disabled immediately (without switching ramp, no shutdown delays), pulldown resistors discharge the output voltages if they are enabled (BUCKx\_RDIS\_EN = 1 in BUCKx\_CTRL\_1 register), GPOs are set to logic low level, nINT signal is pulled low, OVP\_INT bit in INT\_TOP\_1 register is set to 1, and BUCKx\_STAT bit in BUCK\_STAT register is set to 0. The host processor clears the interrupt by writing 1 to the OVP\_INT bit. If the input voltage is above overvoltage detection level the interrupt is not cleared. The host can read the status of the overvoltage from the OVP\_STAT bit in TOP\_STAT register. Regulators cannot be enabled as long as the input voltage is above overvoltage detection level or the overvoltage interrupt is pending.

#### 7.3.7.3.3 Thermal Shutdown

The TPS65653-Q1 has an overtemperature protection function that operates to protect itself from short-term misuse and overload conditions. When the junction temperature exceeds around 150°C, the regulators are disabled immediately (without switching ramp, no shutdown delays), the TDIE\_SD\_INT bit in INT\_TOP\_1 register is set to 1, the nINT signal is pulled low, and the device enters STANDBY. nINT is cleared by writing 1 to the TDIE\_SD\_INT bit. If the temperature is above thermal shutdown level the interrupt is not cleared. The host can read the status of the thermal shutdown from the TDIE\_SD\_STAT bit in TOP\_STAT register. Regulators cannot be enabled as long as the junction temperature is above thermal shutdown level or the thermal shutdown interrupt is pending.

#### 7.3.7.4 Fault (Power Down)

#### 7.3.7.4.1 Undervoltage Lockout

When the input voltage falls below VANA<sub>UVLO</sub> at the VANA pin, the buck regulators are disabled immediately (without switching ramp, no shutdown delays), and the output capacitor is discharged using the pulldown resistor, and the TPS65653-Q1 device enters SHUTDOWN. When  $V_{(VANA)}$  voltage is above VANA<sub>UVLO</sub> threshold level, the device powers up to STANDBY state.

If the reset interrupt is unmasked by default (OTP bit for RESET\_REG\_MASK is 0 in TOP\_MASK\_2 register) the RESET\_REG\_INT interrupt bit in INT\_TOP\_2 register indicates that the device has been in SHUTDOWN. The host processor must clear the interrupt by writing 1 to the RESET\_REG\_INT bit. If the host processor reads the RESET\_REG\_INT interrupt bit after detecting an nINT low signal, it knows that the input supply voltage has been below VANA<sub>UVLO</sub> level (or the host has requested reset with SW\_RESET bit in RESET register), and the registers are reset to default values.

#### 7.3.8 Operation of the GPO Signals

The TPS65653-Q1 device supports up to 2 general purpose output signals, GPO and GPO2. The GPO2 signal is multiplexed with CLKIN signal. The selection between CLKIN and GPO2 pin function is set with CLKIN\_PIN\_SEL bit in CONFIG register.

The GPO pins are configured with the following bits:

GPOx\_OD bit in GPO\_CTRL register defines the type of the output, either push-pull with V<sub>(VANA)</sub> level or open drain

The logic level of the GPOx pin is set by EN\_GPOx bit in GPO\_CTRL register.

The control of the GPOs can be included to start-up and shutdown sequences. The GPO control for a sequence with EN pin is selected by GPOx\_EN\_PIN\_CTRL bit in GPO\_CTRL register. For start-up and shutdown sequence control see *Enable and Disable Sequences*.



## 7.3.9 Digital Signal Filtering

The digital signals have a debounce filtering. The signal or supply is sampled with a clock signal and a counter. This results as an accuracy of one clock period for the debounce window.

EVENT	SIGNAL/SUPPLY	RISING EDGE LENGTH	FALLING EDGE LENGTH
		EENOTI	LENGTH
Enable/disable for BUCKx or GPOx	EN	3 µs <sup>(1)</sup>	3 μs <sup>(1)</sup>
VANA UVLO	VANA	3 μs <sup>(1)</sup> (VANA voltage rising)	Immediate (VANA voltage falling)
VANA overvoltage	VANA	1 μs (VANA voltage rising)	20 µs (VANA voltage falling)
Thermal warning	TDIE_WARN_INT	20 µs	20 µs
Thermal shutdown	TDIE_SD_INT	20 µs	20 µs
Current limit	VOUTx_ILIM	20 µs	20 µs
Overload	FB_B0, FB_B1	1 ms	N/V
PGOOD pin and power-good interrupt	PGOOD / FB_B0, FB_B1	6 µs	6 µs

## **Table 5. Digital Signal Filtering**

(1) No glitch filtering, only synchronization.



#### 7.4 Device Functional Modes

#### 7.4.1 Modes of Operation

- **SHUTDOWN:** The V<sub>(VANA)</sub> voltage is below VANA<sub>UVLO</sub> threshold level. All switch, reference, control, and bias circuitry of the TPS65653-Q1 device are turned off.
- **READ OTP:** The main supply voltage V<sub>(VANA)</sub> is above VANA<sub>UVLO</sub> level. The regulators are disabled, and the reference and bias circuitry of the TPS65653-Q1 are enabled. The OTP bits are loaded to registers.
- **STANDBY:** The main supply voltage V<sub>(VANA)</sub> is above VANA<sub>UVLO</sub> level. The regulators are disabled, and the reference, control and bias circuitry of the TPS65653-Q1 are enabled. All registers can be read or written by the host processor via the system serial interface. The regulators can be enabled if needed.
- **ACTIVE:** The main supply voltage V<sub>(VANA)</sub> is above VANA<sub>UVLO</sub> level. At least one regulator is enabled. All registers can be read or written by the host processor via the system serial interface.

The operating modes and transitions between the modes are shown in Figure 15.




Figure 15. Device Operation Modes

## 7.5 Programming

## 7.5.1 I<sup>2</sup>C-Compatible Interface

The I<sup>2</sup>C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the serial data line (SDA), and the serial clock line (SCL). Every device on the bus is assigned a unique address and acts as either a master or a slave depending on whether it generates or receives the serial clock SCL. The SCL and SDA lines must each have a pullup resistor placed on the line and remain HIGH even when the bus is idle. The TPS65653-Q1 supports standard mode (100 kHz), fast mode (400 kHz), fast mode plus (1 MHz), and high-speed mode (3.4 MHz).

## 7.5.1.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when clock signal is LOW.




Figure 16. Data Validity Diagram

## 7.5.1.2 Start and Stop Conditions

The TPS65653-Q1 is controlled via an  $I^2C$ -compatible interface. START and STOP conditions classify the beginning and end of the  $I^2C$  session. A START condition is defined as SDA transitions from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transition from LOW to HIGH while SCL is HIGH. The  $I^2C$  master always generates the START and STOP conditions.




Figure 17. Start and Stop Sequences

The  $I^2C$  bus is considered busy after a START condition and free after a STOP condition. During data transmission the  $I^2C$  master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. Figure 18 shows the SDA and SCL signal timing for the  $I^2C$ -compatible bus. See the Figure 1 for timing values.



## **Programming (continued)**




Figure 18. I<sup>2</sup>C-Compatible Timing

## 7.5.1.3 Transferring Data

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The TPS65653-Q1 pulls down the SDA line during the 9th clock pulse, signifying an acknowledge. The TPS65653-Q1 generates an acknowledge after each byte has been received.

There is one exception to the *acknowledge after every byte* rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging (*negative acknowledge*) the last byte clocked out of the slave. This *negative acknowledge* still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

# $\label{eq:NOTE} \begin{array}{c} \text{NOTE} \\ \text{If the $V_{(VANA)}$ voltage is below $VANA_{UVLO}$ threshold level during $I^2C$ communication the $TPS65653-Q1$ device does not drive $SDA$ line. The ACK signal and data transfer to the master is disabled at that time.$

After the START condition, the bus master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (READ or WRITE). For the eighth bit, a 0 indicates a WRITE, and a 1 indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.





Figure 19. Write Cycle (w = write; SDA = 0). Example Device Address = 0x60

TEXAS INSTRUMENTS

www.ti.com.cn

## **Programming (continued)**





## NOTE

The device address for the TPS65653-Q1 is 0x61.

After the START condition, the  $I^2C$  master sends the 7-bit address followed by an eighth bit, read or write (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data is written. The third byte contains the data for the selected register.

N	MSB							LSB				
	1 Bit 7	1 Bit 6	0 Bit 5	0 Bit 4	0 Bit 3	0 Bit 2	0 Bit 1	R/W Bit 0				
i L	✓ I <sup>2</sup> C Slave Address (chip address)											

Here in an example with device address of 1100000Bin = 60Hex.

## Figure 21. Device Address Example

## 7.5.1.5 Auto-Increment Feature

The auto-increment feature allows writing several consecutive registers within one transmission. Every time an 8bit word is sent to the TPS65653-Q1, the internal address index counter is incremented by one and the next register is written. Table 6 shows writing sequence to two consecutive registers. Note that auto-increment feature does not work for read.

Table 6. Aut	o-Increment	Example
--------------	-------------	---------

MASTER ACTION	START	DEVICE ADDRES S = 0x61	WRITE		REGISTER ADDRESS		DATA		DATA		STOP
TPS6565 3-Q1				ACK		ACK		ACK		ACK	



## 7.6 Register Maps

## 7.6.1 Register Descriptions

The TPS65653-Q1 is controlled by a set of registers through the  $I^2C$ -compatible interface. The device registers, their addresses and their abbreviations are listed in Table 7. A more detailed description is given in the  $DEV_REV$  to  $I_LOAD_1$  sections.

An "X" indicates register bits which are updated from OTP memory during READ OTP state.

				-		r	-				
Addr	Register	Read / Write	D7	D6	D5	D4	D3	D2	D1	D0	
0x00	DEV_REV	R	DEVICE	_ID[1:0]			Rese	erved			
0x01	OTP_REV	R				OTP_	ID[7:0]				
0x02	BUCK0_ CTRL_1	R/W		Res	erved		BUCK0_FP WM	BUCK0_RDI S_EN	BUCK0_ EN_PIN_CT RL	BUCK0_EN	
0x03	BUCK0_ CTRL_2	R/W	Rese	erved	E	BUCK0_ILIM[2:0	0]	BUCK	0_SLEW_RAT	SLEW_RATE[2:0]	
0x04	BUCK1_ CTRL_1	R/W		Res	erved		BUCK1_FP WM	BUCK1_RDI S_EN	BUCK1_ EN_PIN_CT RL	BUCK1_EN	
0x05	BUCK1_ CTRL_2	R/W	Rese	erved	E	BUCK1_ILIM[2:	0]	BUCK	(1_SLEW_RAT	E[2:0]	
0x06	BUCK0_ VOUT	R/W			•	BUCK0_	_VSET[7:0]				
0x07	BUCK1_ VOUT	R/W		BUCK1_VSET[7:0]							
0x0C	BUCK0_ DELAY	R/W	BL	JCK0_SHUTD	OWN_DELAY[	3:0]	E	UCK0_START	UP_DELAY[3:	0]	
0x0D	BUCK1_ DELAY	R/W	BL	JCK1_SHUTD	OWN_DELAY[	3:0]	BUCK1_STARTUP_DELAY[3:0]				
0x10	GPO_ DELAY	R/W	G	PO_SHUTDO	WN_DELAY[3:	0]	GPO_STARTUP_DELAY[3:0]				
0x11	GPO2_ DELAY	R/W	G	PO2_SHUTDC	WN_DELAY[3	:0]	GPO2_STARTUP_DELAY[3:0]				
0x12	GPO_ CTRL	R/W	Reserved	GPO2_OD	GPO2_ EN_PIN_CT RL	GPO2_EN	Reserved	GPO_OD	GPO_ EN_PIN_CT RL	GPO_EN	
0x13	CONFIG	R/W	Reserved	STARTUP_ DELAY_SE L	SHUTDOW N_DELAY_ SEL	CLKIN_PIN _SEL	CLKIN_PD	EN_PD	TDIE _WARN _LEVEL	EN_ SPREAD _SPEC	
0x14	PLL_CTRL	R/W	Reserved	EN_PLL	Reserved		EX	T_CLK_FREQ[	4:0]		
0x15	PGOOD_CT RL_1	R/W	PGOOD_P OL	PGOOD_O D	Reserved	PGOOD_WI NDOW_BU CK	Res	erved	EN_PGOOD _BUCK1	EN_PGOOD _BUCK0	
0x16	PGOOD_CT RL_2	R/W		1	Reserved	1	I	EN_PGOOD _TWARN	PG_FAULT _GATES_P GOOD	PGOOD_M ODE	
0x17	PG_FAULT	R			Rese	erved		1	PG_FAULT _BUCK1	PG_FAULT _BUCK0	
0x18	RESET	R/W				Reserved			1	SW_ RESET	
0x19	INT_TOP_1	R/W	PGOOD_ INT	Reserved	INT_ BUCK	SYNC_ CLK_INT	TDIE_SD_I NT	TDIE_ WARN_INT	OVP_INT	I_MEAS_ INT	
0x1A	INT_TOP_2	R/W		Reserved						RESET_ REG_INT	
0x1B	INT_BUCK	R/W	Reserved	BUCK1_ PG_INT	BUCK1_ SC_INT	BUCK1_ ILIM_INT	Reserved	BUCK0_ PG_INT	BUCK0_ SC_INT	BUCK0_ ILIM_INT	
0x1D	TOP_ STAT	R	PGOOD_ST AT	Res	erved	SYNC_CLK _STAT	TDIE_SD _STAT	TDIE_ WARN_ STAT	OVP_ STAT	Reserved	
0x1E	BUCK_STA T	R	BUCK1_ STAT	BUCK1_ PG_STAT	Reserved	BUCK1_ ILIM_STAT	BUCK0_ STAT	BUCK0_ PG_STAT	Reserved	BUCK0_ ILIM_STAT	
	· · · · · · · · · · · · · · · · · · ·										

Table 7. Summary of TPS65653-Q1 Control Registers

Copyright © 2019, Texas Instruments Incorporated

Texas Instruments

# **Register Maps (continued)**

Table 7 Summary	v of TPS65653-Q1	<b>Control Registers</b>	(continued)
	y 01 11 000000-et 1	Control Registers	(continucu)

Addr	Register	Read / Write	D7	D6	D5	D4	D3	D2	D1	D0				
0x20	TOP_ MASK_1	R/W	PGOOD_ INT_MASK	Reserved		SYNC_CLK _MASK	Reserved	TDIE_WAR N_MASK	Reserved	I_MEAS_ MASK				
0x21	TOP_ MASK_2	R/W		Reserved										
0x22	BUCK_MAS K	R/W	BUCK1_PG F_MASK	BUCK1_PG R_MASK	Reserved	BUCK1_ ILIM_ MASK	BUCK0_PG F_MASK	BUCK0_PG R_MASK	Reserved	BUCK0_ ILIM_ MASK				
0x24	SEL_I_ LOAD	R/W				Reserved				LOAD_CUR RENT_ BUCK_SEL ECT				
0x25	I_LOAD_2	R		Reserved										
0x26	I_LOAD_1	R				BUCK_LOAD_	CURRENT[7:0	]						

Address: 0x00

	D7 D6		D5	D4	D3	D2	D1	D0		
	DEVICE_ID[1:0]			Reserved						
Bits	Field	Туре	Default	Description						
7:6	DEVICE_ID[1:0]	R	Х	Device specific ID	code.					
5:0	Reserved	R	00 0010							

## 7.6.1.2 OTP\_REV

Address: 0x01

D7	D6	D5	D4	D3	D2	D1	D0						
		OTP_ID[7:0]											

Bits	Field	Туре	Default	Description
7:0	OTP_ID[7:0]	R	Х	Identification Code of the OTP EPROM Version.

# 7.6.1.3 BUCK0\_CTRL\_1

Address: 0x02

D7	D6	D5	D4	D3	D2	D1	D0
	Rese	erved		BUCK0_FPWM	BUCK0_RDIS_	BUCK0_EN_PI	BUCK0_EN
					EN	N_CTRL	

Bits	Field	Туре	Default	Description
7:4	Reserved	R/W	0000	
3	BUCK0_FPWM	R/W	Х	Buck0 mode selection: 0 - Automatic transitions between PFM and PWM modes (AUTO mode) 1 - Forced to PWM operation.
2	BUCK0_RDIS_EN	R/W	1	Enable output discharge resistor (R <sub>DIS_Bx</sub> ) when Buck0 is disabled: 0 - Discharge resistor disabled 1 - Discharge resistor enabled.
1	BUCK0_EN_PIN _CTRL	R/W	X	Enable control for Buck0: 0 - only BUCK0_EN bit controls Buck0 1 - BUCK0_EN bit AND EN pin control Buck0.
0	BUCK0_EN	R/W	Х	Enable Buck0 regulator: 0 - Buck0 regulator is disabled 1 - Buck0 regulator is enabled.

# 7.6.1.4 BUCK0\_CTRL\_2

Address: 0x03

D7	D6	D5	D4	D3	D2	D1	D0
Res	erved		BUCK0_ILIM[2:0]		BUC	K0_SLEW_RATE	E[2:0]

Texas Instruments

#### www.ti.com.cn

Bits	Field	Туре	Default	Description
7:6	Reserved	R/W	00	
5:3	BUCK0_ILIM[2:0]	R/W	x	Sets the switch current limit of Buck0. Can be programmed at any time during operation: 0x0 - 1.5 A 0x1 - 2.0 A 0x2 - 2.5 A 0x3 - 3.0 A 0x4 - 3.5 A 0x5 - 4.0 A 0x6 - Reserved 0x7 - Reserved
2:0	BUCK0_SLEW_RA TE[2:0]	R/W	x	Sets the output voltage slew rate for Buck0 regulator (rising and falling edges): 0x0 - Reserved 0x1 - Reserved 0x2 - 10 mV/µs 0x3 - 7.5 mV/µs 0x4 - 3.8 mV/µs 0x5 - 1.9 mV/µs 0x6 - 0.94 mV/µs 0x7 - 0.47 mV/µs

## 7.6.1.5 BUCK1\_CTRL\_1

Address: 0x04

D7	D6	D5	D4	D3	D2	D1	D0
	Res	erved		BUCK1_FPWM	BUCK1_RDIS_ EN	BUCK1_EN_PI N CTRL	BUCK1_EN

Bits	Field	Туре	Default	Description
7:4	Reserved	R/W	0000	
3	BUCK1_FPWM	R/W	х	Buck1 mode selection: 0 - Automatic transitions between PFM and PWM modes (AUTO mode) 1 - Forced to PWM operation.
2	BUCK1_RDIS_EN	R/W	1	Enable output discharge resistor (R <sub>DIS_Bx</sub> ) when Buck1 is disabled: 0 - Discharge resistor disabled 1 - Discharge resistor enabled.
1	BUCK1_EN_PIN _CTRL	R/W	Х	Enable control for Buck1: 0 - only BUCK1_EN bit controls Buck1 1 - BUCK1_EN bit AND EN pin control Buck1.
0	BUCK1_EN	R/W	Х	Enable Buck1 regulator: 0 - Buck1 regulator is disabled 1 - Buck1 regulator is enabled.

## 7.6.1.6 BUCK1\_CTRL\_2

Address: 0x05

D7	D6	D5	D4	D3	D2	D1	D0	
Rese	erved		BUCK1_ILIM[2:0]		BUCK1_SLEW_RATE[2:0]			



Bits	Field	Туре	Default	Description
7:6	Reserved	R/W	00	
5:3	BUCK1_ILIM[2:0]	R/W	x	Sets the switch current limit of Buck1. Can be programmed at any time during operation: 0x0 - 1.5 A 0x1 - 2.0 A 0x2 - 2.5 A 0x3 - 3.0 A 0x4 - 3.5 A 0x5 - 4.0 A 0x6 - Reserved 0x7 - Reserved
2:0	BUCK1_SLEW_RA TE[2:0]	R/W	x	Sets the output voltage slew rate for Buck1 regulator (rising and falling edges): 0x0 - Reserved 0x1 - Reserved 0x2 - 10 mV/µs 0x3 - 7.5 mV/µs 0x4 - 3.8 mV/µs 0x5 - 1.9 mV/µs 0x6 - 0.94 mV/µs 0x7 - 0.47 mV/µs

## 7.6.1.7 BUCK0\_VOUT

Address: 0x06

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK0_	VSET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK0_VSET[7:0]	R/W	x	Sets the output voltage of Buck0 regulator <b>Reserved, DO NOT USE</b> 0x00 0x4C <b>1 V - 1.4 V, 5 mV steps</b> 0x4C - 1 V  0x9D - 1.4 V <b>1.4 V - 3.36 V, 20 mV steps</b> 0x9E - 1.42 V  0xFF - 3.36 V

## 7.6.1.8 BUCK1\_VOUT

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK1_\	/SET[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK1_VSET[7:0]	R/W	x	Sets the output voltage of Buck1 regulator <b>Reserved, DO NOT USE</b> 0x00 0x4C <b>1 V - 1.4 V, 5 mV steps</b> 0x4C - 1 V  0x9D - 1.4 V <b>1.4 V - 3.36 V, 20 mV steps</b> 0x9E - 1.42 V  0xFF - 3.36 V

#### 7.6.1.9 BUCK0\_DELAY

#### Address: 0x0C

	D7 D6		D5	D4	D3	D2	D1	D0
	BUCK0_S	HUTDOWN	_DELAY[3:0]			BUCK0_STARTI	JP_DELAY[3:0]	
Bits	s Field Type Default					Description		
7:4	BUCK0_ SHUTDOWN_ DELAY[3:0]	R/W	Х	0x0 - 0 ms 0x1 - 0.5 ms (1 n 	ns if SHUTDOWN	ng edge of EN sig _DELAY_SEL=1 ir N_DELAY_SEL=1	n CONFIG registe	,
3:0	BUCK0_ STARTUP_ DELAY[3:0]	R/W	Х	0x0 - 0 ms 0x1 - 0.5 ms (1 n 	ns if STARTUP_D	edge of EN signal: ELAY_SEL=1 in C DELAY_SEL=1 in	ONFIG register)	

### 7.6.1.10 BUCK1\_DELAY

Address: 0x0D

D7	D6	D5	D4	D3	D2	D1	D0
	BUCK1_SHUTDO	OWN_DELAY[3:0]			BUCK1_START	UP_DELAY[3:0]	

Bits	Field	Туре	Default	Description
7:4	BUCK1_ SHUTDOWN_ DELAY[3:0]	R/W	х	Shutdown delay of Buck1 from falling edge of EN signal: 0x0 - 0 ms 0x1 - 0.5 ms (1 ms if SHUTDOWN_DELAY_SEL=1 in CONFIG register)  0xF - 7.5 ms (15 ms if SHUTDOWN_DELAY_SEL=1 in CONFIG register)
3:0	BUCK1_ STARTUP_ DELAY[3:0]	R/W	х	Startup delay of Buck1 from rising edge of EN signal: 0x0 - 0 ms 0x1 - 0.5 ms (1 ms if STARTUP_DELAY_SEL=1 in CONFIG register)  0xF - 7.5 ms (15 ms if STARTUP_DELAY_SEL=1 in CONFIG register)

## 7.6.1.11 GPO\_DELAY

Address: 0x10

D7	D6	D5	D4	D3	D2	D1	D0
	GPO_SHUTDO	WN_DELAY[3:0]			GPO_STARTL	JP_DELAY[3:0]	

Bits	Field	Туре	Default	Description
7:4	GPO_ SHUTDOWN_ DELAY[3:0]	R/W	х	Delay for GPO falling edge from falling edge of EN signal: 0x0 - 0 ms 0x1 - 0.5 ms (1 ms if SHUTDOWN_DELAY_SEL=1 in CONFIG register)  0xF - 7.5 ms (15 ms if SHUTDOWN_DELAY_SEL=1 in CONFIG register)
3:0	GPO_ STARTUP_ DELAY[3:0]	R/W	Х	Delay for GPO rising edge from rising edge of EN signal: 0x0 - 0 ms 0x1 - 0.5 ms (1 ms if STARTUP_DELAY_SEL=1 in CONFIG register)  0xF - 7.5 ms (15 ms if STARTUP_DELAY_SEL=1 in CONFIG register)

## 7.6.1.12 GPO2\_DELAY

#### Address: 0x11

D7	D6	D5	D4	D3	D2	D1	D0
	GPO2_SHUTDO	WN_DELAY[3:0]			GPO2_START	UP_DELAY[3:0]	

Γ



Bits	Field	Туре	Default	Description
7:4	GPO2_ SHUTDOWN_ DELAY[3:0]	R/W	х	Delay for GPO2 falling edge from falling edge of EN signal: 0x0 - 0 ms 0x1 - 0.5 ms (1 ms if SHUTDOWN_DELAY_SEL=1 in CONFIG register)  0xF - 7.5 ms (15 ms if SHUTDOWN_DELAY_SEL=1 in CONFIG register)
3:0	GPO2_ STARTUP_ DELAY[3:0]	R/W	х	Delay for GPO2 rising edge from rising edge of EN signal: 0x0 - 0 ms 0x1 - 0.5 ms (1 ms if STARTUP_DELAY_SEL=1 in CONFIG register)  0xF - 7.5 ms (15 ms if STARTUP_DELAY_SEL=1 in CONFIG register)

## 7.6.1.13 GPO\_CTRL

Address: 0x12

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	GPO2_OD	GPO2_EN_PIN _CTRL	GPO2_EN	Reserved	GPO_OD	GPO_EN_PIN_ CTRL	GPO_EN

Bits	Field	Туре	Default	Description
7	Reserved	R	0	
6	GP02_OD	R/W	Х	GPO2 signal type when configured as General Purpose Output (CLKIN pin): 0 - Push-pull output (VANA level) 1 - Open-drain output
5	GPO2_EN_PIN_C TRL	R/W	Х	Control for GPO2: 0 - Only GPO2_EN bit controls GPO2 1 - GPO2_EN bit AND EN pin control GPO2.
4	GPO2_EN	R/W	Х	Output level of GPO2 signal (when configured as General Purpose Output): 0 - Logic low level 1 - Logic high level
3	Reserved	R	0	
2	GPO_OD	R/W	Х	GPO signal type: 0 - Push-pull output (VANA level) 1 - Open-drain output
1	GPO_EN_PIN_CT RL	R/W	Х	Control for GPO: 0 - Only GPO_EN bit controls GPO 1 - GPO_EN bit AND EN pin control GPO.
0	GPO_EN	R/W	Х	Output level of GPO signal: 0 - Logic low level 1 - Logic high level

### 7.6.1.14 CONFIG

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	STARTUP_DE LAY_SEL	SHUTDOWN_ DELAY_SEL	CLKIN_PIN_SE L	CLKIN_PD	EN2_PD	TDIE_WARN_ LEVEL	EN_SPREAD _SPEC

Bits	Field	Туре	Default	Description
7	Reserved	R/W	0	
6	STARTUP_DELAY _SEL	R/W	x	Startup delay range from EN signals. 0 - 0 ms - 7.5 ms with 0.5 ms steps 1 - 0 ms - 15 ms with 1 ms steps
5	SHUTDOWN_DEL AY_SEL	R/W	х	Shutdown delay range from EN signals. 0 - 0 ms - 7.5 ms with 0.5 ms steps 1 - 0 ms - 15 ms with 1 ms steps
4	CLKIN_PIN_SEL	R/W	Х	CLKIN pin function: 0 - GPO2 1 - CLKIN

#### TEXAS INSTRUMENTS

### TPS65653-Q1

#### ZHCSJI6-MARCH 2019

www.ti.com.cn

Bits	Field	Туре	Default	Description
3	CLKIN_PD	R/W	х	Selects the pull down resistor on the CLKIN input pin. (valid also when selected as GPO2) 0 - Pull-down resistor is disabled. 1 - Pull-down resistor is enabled.
2	EN_PD	R/W	Х	Selects the pull down resistor on the EN input pin. 0 - Pull-down resistor is disabled. 1 - Pull-down resistor is enabled.
1	TDIE_WARN_ LEVEL	R/W	Х	Thermal warning threshold level. 0 - 125°C 1 - 137°C.
0	EN_SPREAD _SPEC	R/W	Х	Enable spread spectrum feature: 0 - Disabled 1 - Enabled

## 7.6.1.15 PLL\_CTRL

#### Address: 0x14

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	EN_PLL	Reserved		E	XT_CLK_FREQ[4:	0]	

Bits	Field	Туре	Default	Description
7	Reserved	R/W	0	
6	EN_PLL	R/W	x	Selection of external clock and PLL operation: 0 - Forced to internal RC oscillator. PLL disabled. 1 - PLL is enabled in STANDBY and ACTIVE modes. Automatic external clock use when available, interrupt generated if external clock appears or disappears.
5	Reserved	R/W	0	This bit must be set to '0'.
4:0	EXT_CLK_FREQ[4 :0]	R/W	x	Frequency of the external clock (CLKIN): 0x00 - 1 MHz 0x01 - 2 MHz 0x02 - 3 MHz  0x16 - 23 MHz 0x17 - 24 MHz 0x180x1F - Reserved See electrical specification for input clock frequency tolerance.

## 7.6.1.16 PGOOD\_CTRL\_1

Address: 0x15

D7	D6	D5	D4	D3	D2	D1	D0
PGOOD_POL	PGOOD_OD	Reserved	PGOOD_ WINDOW_BUC K	Rese	erved	EN_PGOOD_B UCK1	EN_PGOOD_B UCK0

Bits	Field	Туре	Default	Description
7	PGOOD_POL	R/W	X	PGOOD signal polarity. 0 - PGOOD signal high when monitored outputs are valid 1 - PGOOD signal low when monitored outputs are valid
6	PGOOD_OD	R/W	X	PGOOD signal type: 0 - Push-pull output (VANA level) 1 - Open-drain output
5	Reserved	R/W	0	
4	PGOOD_ WINDOW_BUCK	R/W	Х	Buck Output voltage monitoring method for PGOOD signal: 0 - Only undervoltage monitoring 1 - Overvoltage and undervoltage monitoring.
3:2	Reserved	R/W	00	

PRODUCT PREVIEW



#### **TPS65653-Q1** ZHCSJI6 – MARCH 2019

Bits	Field	Туре	Default	Description
1	EN_PGOOD_BUC K1	R/W	х	PGOOD signal source control from Buck1 0 - Buck1 is not monitored 1 - Buck1 Power-Good threshold voltage monitored
0	EN_PGOOD_BUC K0	R/W	х	PGOOD signal source control from Buck0 0 - Buck0 is not monitored 1 - Buck0 Power-Good threshold voltage monitored

## 7.6.1.17 PGOOD\_CTRL\_2

#### Address: 0x16

D7	D6	D5	D4	D3	D2	D1	D0
		Reserved			EN_PGOOD_T WARN	PG_FAULT_G ATES_PGOOD	PGOOD_MOD E

Bits	Field	Туре	Default	Description
7:3	Reserved	R/W	0 0000	
2	EN_PGOOD_TWA RN	R/W	х	Thermal warning control for PGOOD signal: 0 - Thermal warning not monitored 1 - PGOOD inactive if thermal warning flag is active.
1	PG_FAULT_GATE S_PGOOD	R/W	Х	Type of operation for PGOOD signal: 0 - Indicates live status of monitored voltage outputs. 1 - Indicates status of PG_FAULT register, inactive when at least one PG_FAULT_x bit is inactive.
0	PGOOD_MODE	R/W	Х	Operating mode for PGOOD signal: 0 - Gated mode 1 - Continuous mode

#### 7.6.1.18 PG\_FAULT

#### Address: 0x17

D7	D6	D5	D4	D3	D2	D1	D0
		Res	erved			PG_FAULT_BU CK1	PG_FAULT_BU CK0

Bits	Field	Туре	Default	Description
7:2	Reserved	R/W	00 0000	
1	PG_FAULT_BUCK 1	R/W	0	Source for PGOOD inactive signal: 0 - Buck1 has not set PGOOD signal inactive. 1 - Buck1 is selected for PGOOD signal and it has set PGOOD signal inactive. This bit can be cleared by writing '1' to this bit when Buck1 output is valid.
0	PG_FAULT_BUCK 0	R/W	0	Source for PGOOD inactive signal: 0 - Buck0 has not set PGOOD signal inactive. 1 - Buck0 is selected for PGOOD signal and it has set PGOOD signal inactive. This bit can be cleared by writing '1' to this bit when Buck0 output is valid.

#### 7.6.1.19 RESET

D7	D6	D5	D4	D3	D2	D1	D0
			Reserved				SW_RESET

Bits	Field	Туре	Default	Description
7:1	Reserved	R/W	000 0000	
0	SW_RESET	R/W	0	Software commanded reset. When written to 1, the registers will be reset to default values, OTP memory is read, and the I <sup>2</sup> C interface is reset. The bit is automatically cleared.

### 7.6.1.20 INT\_TOP\_1

Address: 0x19

	D7	D6		D5	D4	D3	D2	D1	D0	
PGO	OD_INT	Reserved	I b	BUCK_INT	SYNC_CLK_IN T	TDIE_SD_INT	TDIE_WARN_I NT	OVP_INT	I_MEAS_INT	
Bits	Fie	eld	Туре	Default			Description			
7	PGOC	D_INT	R/W	0	Latched status bi Write 1 to clear ir		e PGOOD pin has	changed from a	ctive to inactive.	
6	Rese	erved	R	0						
5	BUCI	K_INT	R	0	the interrupt is indicated in INT_BUCK register. This bit is cleared automatically when INT_BUCK register is cleared to 0x00.					
4	SYNC_0	CLK_INT	R/W	0	Latched status bit indicating that the external clock has appeared or disappeared. Write 1 to clear interrupt.					
3	TDIE_S	SD_INT	R/W	0	Latched status bit indicating that the die junction temperature has exceeded the thermal shutdown level. The regulators have been disabled if they were enabled and GPO and GPO2 signals are driven low. The regulators cannot be enabled if this bit is active. The actual status of the thermal shutdown is indicated by TDIE_SD_STAT bit in TOP_STAT register. Write 1 to clear interrupt.					
2	TDIE_W	ARN_INT	R/W	0	Latched status bit indicating that the die junction temperature has exceeded the thermal warning level. The actual status of the thermal warning is indicated by TDIE_WARN_STAT bit in TOP_STAT register. Write 1 to clear interrupt.					
1	OVP	P_INT	R/W	0	Latched status bit indicating that the input voltage has exceeded the over-voltage detection level. The regulators have been disabled if they were enabled and GPO an GPO2 signals are driven low. The actual status of the over-voltage is indicated by OVP_STAT bit in TOP_STAT register. Write 1 to clear interrupt.					
0	I_MEA	AS_INT	R/W	0		LOAD_2 registers	e load current mea s.	asurement result	is available in	

## 7.6.1.21 INT\_TOP\_2

Address: 0x1A

D7	D6	D5	D4	D3	D2	D1	D0
			Reserved				RESET_REG_I NT

Bits	Field	Туре	Default	Description
7:1	Reserved	R/W	000 0000	
0	RESET_REG_INT	R/W	0	Latched status bit indicating that either VANA supply voltage has been below undervoltage threshold level or the host has requested a reset using SW_RESET bit in RESET register. The regulators have been disabled, and registers are reset to default values and the normal startup procedure is done. Write 1 to clear interrupt.

## 7.6.1.22 INT\_BUCK

D7	D6	D5	D4	D3	D2	D1	D0
Reserved	BUCK1_PG _INT	BUCK1_SC _INT	BUCK1_ILIM _INT	Reserved	BUCK0_PG _INT	BUCK0_SC _INT	BUCK0_ILIM _INT



Bits	Field	Туре	Default	Description
7	Reserved	R/W	0	
6	BUCK1_PG_INT	R/W	0	Latched status bit indicating that Buck1 Power-Good event has been detected. Write 1 to clear.
5	BUCK1_SC_INT	R/W	0	Latched status bit indicating that the Buck1 output voltage has been over 1 ms below short-circuit threshold level. Write 1 to clear.
4	BUCK1_ILIM_INT	R/W	0	Latched status bit indicating that the Buck1 output current limit has been active. Write 1 to clear.
3	Reserved	R/W	0	
2	BUCK0_PG_INT	R/W	0	Latched status bit indicating that Buck0 Power-Good event has been detected. Write 1 to clear.
1	BUCK0_SC_INT	R/W	0	Latched status bit indicating that the Buck0 output voltage has been over 1 ms below short-circuit threshold level. Write 1 to clear.
0	BUCK0_ILIM_INT	R/W	0	Latched status bit indicating that the Buck0 output current limit has been active. Write 1 to clear.

### 7.6.1.23 TOP\_STAT

#### Address: 0x1D

D7	D6	D5	D4	D3	D2	D1	D0
PGOOD_STAT	Res	erved	SYNC_CLK _STAT	TDIE_SD _STAT	TDIE_WARN _STAT	OVP_STAT	Reserved

Bits	Field	Туре	Default	Description
7	PGOOD_STAT	R	0	Status bit indicating the status of PGOOD pin: 0 - PGOOD pin is inactive 1 - PGOOD pin is active
6:5	Reserved	R	00	
4	SYNC_CLK_STAT	R	0	Status bit indicating the status of external clock (CLKIN): 0 - External clock frequency is valid 1 - External clock frequency is not valid.
3	TDIE_SD_STAT	R	0	Status bit indicating the status of thermal shutdown: 0 - Die temperature below thermal shutdown level 1 - Die temperature above thermal shutdown level.
2	TDIE_WARN _STAT	R	0	Status bit indicating the status of thermal warning: 0 - Die temperature below thermal warning level 1 - Die temperature above thermal warning level.
1	OVP_STAT	R	0	Status bit indicating the status of input overvoltage monitoring: 0 - Input voltage below overvoltage threshold level 1 - Input voltage above overvoltage threshold level.
0	Reserved	R	0	

## 7.6.1.24 BUCK\_STAT

Address: 0x1E

D7	D6	D5	D4	D3	D2	D1	D0
BUCK1_STAT	BUCK1_PG _STAT	Reserved	BUCK1_ILIM _STAT	BUCK0_STAT	BUCK0_PG _STAT	Reserved	BUCK0_ILIM _STAT

Bits	Field	Туре	Default	Description
7	BUCK1_STAT	R	0	Status bit indicating the enable/disable status of Buck1: 0 - Buck1 regulator is disabled 1 - Buck1 regulator is enabled.
6	BUCK1_PG_STAT	R	0	Status bit indicating Buck1 output voltage validity (raw status) 0 - Buck1 output voltage is valid. 1 - Buck1 output voltage is invalid.

Copyright © 2019, Texas Instruments Incorporated



## TPS65653-Q1

ZHCSJI6-MARCH 2019

www.ti.com.cn

Bits	Field	Туре	Default	Description
5	Reserved	R	0	
4	BUCK1_ILIM _STAT	R	0	Status bit indicating Buck1 current limit status (raw status) 0 - Buck1 output current is below current limit level 1 - Buck1 output current limit is active.
3	BUCK0_STAT	R	0	Status bit indicating the enable/disable status of Buck0: 0 - Buck0 regulator is disabled 1 - Buck0 regulator is enabled.
2	BUCK0_PG_STAT	R	0	Status bit indicating Buck0 output voltage validity (raw status) 0 - Buck0 output voltage is valid. 1 - Buck0 output voltage is invalid.
1	Reserved	R	0	
0	BUCK0_ILIM _STAT	R	0	Status bit indicating Buck0 current limit status (raw status) 0 - Buck0 output current is below current limit level 1 - Buck0 output current limit is active.

## 7.6.1.25 TOP\_MASK\_1

Address: 0x20

D7	D6	D5	D4	D3	D2	D1	D0
PGOOD_INT_ MASK	Res	erved	SYNC_CLK _MASK	Reserved	TDIE_WARN _MASK	Reserved	I_LOAD_ READY_MASK

Bits	Field	Туре	Default	Description				
7	PGOOD_INT _MASK	R/W	х	Masking for Power-Good interrupt (PGOOD_INT in INT_TOP_1 register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect PGOOD_STAT status bit in TOP_STAT register.				
6:5	Reserved	R/W	00					
4	SYNC_CLK _MASK	R/W	Х	Masking for external clock detection interrupt (SYNC_CLK_INT in INT_TOP_1 register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect SYNC_CLK_STAT status bit in TOP_STAT register.				
3	Reserved	R/W	0					
2	TDIE_WARN _MASK	R/W	х	Masking for thermal warning interrupt (TDIE_WARN_INT in INT_TOP_1 register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect TDIE_WARN_STAT status bit in TOP_STAT register.				
1	Reserved	R/W	0					
0	I_MEAS _MASK	R/W	Х	Masking for load current measurement ready interrupt (MEAS_INT in INT_TOP_1 register). 0 - Interrupt generated 1 - Interrupt not generated.				

## 7.6.1.26 TOP\_MASK\_2

D7	D6	D5	D4	D3	D2	D1	D0
			Reserved				RESET_REG _MASK

Bits	Field	Туре	Default	Description
7:1	Reserved	R/W	000 0000	
0	RESET_REG _MASK	R/W	X	Masking for register reset interrupt (RESET_REG_INT in INT_TOP_2 register): 0 - Interrupt generated 1 - Interrupt not generated. This change of this bit by I <sup>2</sup> C writing has no effect because it will be read from OTP memory during reset.



### 7.6.1.27 BUCK\_MASK

Address: 0x22

	D7	D6		D5	D4	D3	D2	D1	D0	
	K1_PGF MASK	BUCK1_PC _MASK		Reserved	BUCK1_ILIM _MASK	BUCK0_PGF _MASK	BUCK0_PGR _MASK	Reserved	BUCK0_ILIM _MASK	
Bits	Fie	eld	Туре	Default			Description			
7	BUCK1_F	PGF_MAS {	R/W	X	Masking of Power Good invalid detection for Buck1 power good interrupt (BUCK1_PG_INT in INT_BUCK register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK1_PG_STAT status bit in BUCK_STAT register.					
6	BUCK1_P		R/W	X	Masking of Power Good valid detection for Buck1 Power Good interrupt (BUCK1_PG_INT in INT_BUCK register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK1_PG_STAT status bit in BUCK_STAT register.					
5	Rese	erved	R	0						
4	BUCK		R/W	X	Masking for Buck1 current limit detection interrupt (BUCK1_ILIM_INT in INT_BUCK register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK1_ILIM_STAT status bit in BUCK_STAT register.					
3	BUCK0_F	PGF_MAS {	R/W	X	Masking of Power Good invalid detection for Buck0 power good interrupt (BUCK0_PG_INT in INT_BUCK register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK0_PG_STAT status bit in BUCK_STAT register.					
2	BUCK0_P	PGR_MAS {	R/W	X	Masking of Power Good valid detection for Buck0 power good interrupt (BUCK0_PG_INT in INT_BUCK register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK0_PG_STAT status bit in BUCK_STAT register.					
1	Rese	erved	R	0						
0	BUCKO_ILIM _MASK		Masking for Buck0 current limit detection interrupt (BUCK0_ILIM_INT in INT_BUCK register): 0 - Interrupt generated 1 - Interrupt not generated. This bit does not affect BUCK0_ILIM_STAT status bit in BUCK_STAT register.							

## 7.6.1.28 SEL\_I\_LOAD

Address: 0x24

D7	D6	D5	D4	D3	D2	D1	D0
			Reserved				LOAD_CURRE NT_BUCK _SELECT

Bits	Field	Туре	Default	Description
7:1	Reserved	R/W	000 0000	
0	LOAD_CURRENT_ BUCK_SELECT	R/W	0	Start the current measurement on the selected regulator: 0 - Buck0 1 - Buck1 The measurement is started when register is written.

# 7.6.1.29 I\_LOAD\_2

Address: 0x25

D7	D6	D5	D4	D3	D2	D1	D0
			Reserved				BUCK_LOAD_ CURRENT[8]

**PRODUCT PREVIEW** 

TEXAS INSTRUMENTS

## TPS65653-Q1

ZHCSJI6-MARCH 2019

www.ti.com.cn

Bits	Field	Туре	Default	Description
7:1	Reserved	R	000 0000	
0	BUCK_LOAD_ CURRENT[8]	R	0	This register describes the MSB bit of the average load current on selected regulator with a resolution of 20 mA per LSB and maximum 10.22-A current.

## 7.6.1.30 I\_LOAD\_1

D7	D6	D5	D4	D3	D2	D1	D0
			BUCK_LOAD_	CURRENT[7:0]			

Bits	Field	Туре	Default	Description
7:0	BUCK_LOAD_ CURRENT[7:0]	R	0000 0000	This register describes 8 LSB bits of the average load current on selected regulator with a resolution of 20 mA per LSB and maximum 10.22-A current.



#### 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


#### 8.1 Application Information

The TPS65653-Q1 is a power management unit including two step-down regulators and two general-purpose digital output signals.

#### 8.2 Typical Application



Copyright © 2019, Texas Instruments Incorporated



#### 8.2.1 Design Requirements

#### 8.2.1.1 Inductor Selection

The inductors  $L_0$  and  $L_1$  are shown in the *Typical Application*. The inductance and DCR of the inductor affects the control loop of the buck regulator. TI recommends using inductors similar to those listed in Table 8. Pay attention to the saturation current and temperature rise current of the inductor. Check that the saturation current is higher than the peak current limit and the temperature rise current is higher than the maximum expected rms output current. For the minimum effective inductance to ensure good performance at maximum peak output current over the operating temperature range refer to Electrical Characteristics. DC resistance of the inductor must be less than 0.05  $\Omega$  for good efficiency at high-current condition. The inductor AC loss also affects conversion efficiency. Higher Q factor at switching frequency usually gives better efficiency at light load to middle load. Shielded inductors are preferred as they radiate less noise.

TEXAS INSTRUMENTS

www.ti.com.cn

### **Typical Application (continued)**

MANUFACTURER	MANUFACTURER PART NUMBER		DIMENSIONS L × W × H (mm)	RATED DC CURRENT I <sub>SAT</sub> maximum (typical) / I <sub>TEMP</sub> maximum (typical) (A)	DCR typical / maximum (mΩ)	
Murata	DFE252012PD- R47M	0.47 µH (20%)	2.5 x 2 x 1.2	5.2 (-) / 4 (-) <sup>(1)</sup>	— / 27	
Tayo Yuden	MDMK2020TR47M MV	0.47 µH (20%)	2 x 2 x1.2	4.2 (4.8) / 2.3 (2.45)	40 / 46	

#### Table 8. Recommended Inductors

(1) Operating temperature range is up to 125°C including self temperature rise.

#### 8.2.1.2 Buck Input Capacitor Selection

The input capacitors  $C_{IN\_BUCK0}$  and  $C_{IN\_BUCK1}$  are shown in the *Typical Application*. A ceramic input bypass capacitor of 10  $\mu$ F is required for each phase of the regulator. Place the input capacitor as close as possible to the VIN\_Bx pin and PGND\_Bx pin of the device. A larger value or higher voltage rating improves the input voltage filtering. Use X7R type of capacitors, not Y5V or F. Also the DC bias characteristics capacitors must be considered. Minimum effective input capacitance to ensure good performance is 1.9  $\mu$ F per buck input at maximum input voltage including tolerances, ambient temperature range and aging. This is assuming that there are at least 22  $\mu$ F of additional capacitance common for all the power input pins on the system power rail. See Table 9.

The input filter capacitor supplies current to the high-side FET switch in the first half of each cycle and reduces voltage ripple imposed on the input power source. A ceramic capacitor's low ESR provides the best noise filtering of the input voltage spikes due to this rapidly changing current. Select an input filter capacitor with sufficient ripple current rating. In addition ferrite can be used in front of the input capacitor to reduce the EMI.

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	DIMENSIONS L × W × H (mm)	VOLTAGE RATING	
Murata	GCM21BR71A106KE22	10 µF (10%)	0805	2 × 1.25 × 1.25	10 V	

#### 8.2.1.3 Buck Output Capacitor Selection

The output capacitor  $C_{OUT_BUCK0}$  and  $C_{OUT_BUCK1}$  are shown in *Typical Application*. A ceramic local output capacitor of 22  $\mu$ F is required per buck. Use ceramic capacitors, X7R type; do not use Y5V or F. DC bias voltage characteristics of ceramic capacitors must be considered. The output filter capacitor smooths out current flow from the inductor to the load, helps maintain a steady output voltage during transient load changes and reduces output voltage ripple. These capacitors must be selected with sufficient capacitance and sufficiently low ESR and ESL to perform these functions. Minimum effective output capacitance to ensure good performance is 10  $\mu$ F per buck including the DC voltage rolloff, tolerances, aging, and temperature effects.

The output voltage ripple is caused by the charging and discharging of the output capacitor and also due to its  $R_{ESR}$ . The  $R_{ESR}$  is frequency dependent (as well as temperature dependent); make sure the value used for selection process is at the switching frequency of the part. See Table 10.

POL capacitors can be used to improve load transient performance and to decrease the ripple voltage. A higher output capacitance improves the load step behavior and reduces the output voltage ripple as well as decreases the PFM switching frequency. However, output capacitance higher than 100  $\mu$ F per buck is not necessarily of any benefit. Note that the output capacitor may be the limiting factor in the output voltage ramp, see Specifications for maximum output capacitance for different slew-rate settings. For large output capacitors, the output voltage might be slower than the programmed ramp rate at voltage transitions, because of the higher energy stored on the output capacitance. Also at start-up, the time required to charge the output capacitor to target value might be longer. At shutdown the output voltage is discharged to 0.6 V level using forced-PWM operation. This can increase the input voltage if the load current is small and the output capacitor is large compared to input capacitor. Below 0.6 V level the output capacitor is discharged by the internal discharge resistor and with large capacitor more time is required to settle V<sub>OUT</sub> down as a consequence of the increased time constant.



Table 10.	Recommended Buck Output Capac	itors (X7R Dielectric)
-----------	-------------------------------	------------------------

I	MANUFACTURER	PART NUMBER	VALUE CASE SIZE		DIMENSIONS L × W × H (mm)	VOLTAGE RATING
	Murata	GCM31CR71A226KE02	22 µF (10%)	1206	3.2 × 1.6 × 1.6	10 V


#### 8.2.2 Detailed Design Procedure

The performance of the TPS65653-Q1 device depends greatly on the care taken in designing the printed circuit board (PCB). The use of low-inductance and low serial-resistance ceramic capacitors is strongly recommended, while proper grounding is crucial. Attention must be given to decoupling the power supplies. Decoupling capacitors must be connected close to the device and between the power and ground pins to support high peak currents being drawn from system power rail during turnon of the switching MOSFETs. Keep input and output traces as short as possible, because trace inductance, resistance, and capacitance can easily become the performance limiting items. The separate buck regulator power pins VIN\_Bx are not connected together internally. Connect the VIN\_Bx power connections together outside the package using power plane construction.




#### 8.2.3 Application Curves

Measurements are done using typical application set up with connections shown in Figure 22. Graphs may not reflect the OTP default settings. Unless otherwise specified:  $V_{(VIN\_Bx)} = V_{(VANA)} = 3.7 \text{ V}$ ,  $V_{OUT\_Bx} = 1 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , L = 0.47 µH (Murata DFE252012PD-R47M),  $C_{OUT\_BUCK} = 22 \mu\text{F}$ , and  $C_{POL\_BUCK} = 22 \mu\text{F}$ .









**PRODUCT PREVIEW** 









## 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.8 V and 5.5 V. The VANA input and VIN\_Bx buck inputs must be connected together, and they must use the same input supply. This input supply must be well regulated and able to withstand maximum input current and maintain stable voltage without voltage drop even at load transition condition. The resistance of the input supply rail must be low enough that the input current transient does not cause too high a drop in the TPS65653-Q1 supply voltage that can cause false UVLO fault triggering. If the input supply is located more than a few inches from the TPS65653-Q1 additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

## 10 Layout

#### 10.1 Layout Guidelines

The high frequency and large switching currents of the TPS65653-Q1 make the choice of layout important. Good power supply results only occur when care is given to proper design and layout. Layout affects noise pickup and generation and can cause a good design to perform with less-than-expected results. With a range of output currents from milliamps to several amps, good power supply layout is much more difficult than most general PCB design. Use the following steps as a reference to ensure the device is stable and maintains proper voltage and current regulation across its intended operating voltage and current range.

- 1. Place C<sub>IN</sub> as close as possible to the VIN\_Bx pin and the PGND\_Bx pin. Route the V<sub>IN</sub> trace wide and thick to avoid IR drops. The trace between the positive node of the input capacitor and the VIN\_Bx pin(s) of TPS65653-Q1, as well as the trace between the negative node of the input capacitor and power PGND\_Bx pin(s), must be kept as short as possible. The input capacitance provides a low-impedance voltage source for the switching converter. The inductance of the connection is the most important parameter of a local decoupling capacitor parasitic inductance on these traces must be kept as small as possible for proper device operation. The parasitic inductance can be reduced by using a ground plane as close as possible to top layer by using thin dielectric layer between top layer and ground plane.
- The output filter, consisting of L and COUT, converts the switching signal at SW\_Bx to the noiseless output voltage. It must be placed as close as possible to the device keeping the switch node small, for best EMI behavior. Route the traces between the output capacitors of the TPS65653-Q1 and the input capacitors of the load direct and wide to avoid losses due to the IR drop.
- 3. Input for analog blocks (VANA and AGND) must be isolated from noisy signals. Connect VANA directly to a quiet system voltage node and AGND to a quiet ground point where no IR drop occurs. Place the decoupling capacitor as close as possible to the VANA pin.
- 4. If remote voltage sensing can be used for the load, connect the TPS65653-Q1 feedback pins FB\_Bx to the respective sense pins on the load capacitor. The sense lines are susceptible to noise. They must be kept away from noisy signals such as PGND\_Bx, VIN\_Bx, and SW\_Bx, as well as high bandwidth signals such as




#### Layout Guidelines (continued)


the  $l^2C$ . Avoid both capacitive and inductive coupling by keeping the sense lines short and direct, and close to each other. Run the lines in a quiet layer. Isolate them from noisy signals by a voltage or ground plane if possible. If series resistors are used for load current measurement, place them after connection of the voltage feedback.

5. PGND\_Bx, VIN\_Bx and SW\_Bx must be routed on thick layers. They must not surround inner signal layers which are not able to withstand interference from noisy PGND\_Bx, VIN\_Bx and SW\_Bx.

Due to the small package of this converter and the overall small solution size, the thermal performance of the PCB layout is important. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component. Proper PCB layout, focusing on thermal performance, results in lower die temperatures. Wide power traces come with the ability to sink dissipated heat. This can be improved further on multi-layer PCB designs with vias to different planes. This results in reduced junction-to-ambient ( $R_{\theta JA}$ ) and junction-to-board ( $R_{\theta JB}$ ) thermal resistances, thereby reducing the device junction temperature, T<sub>J</sub>. TI strongly recommends performance of a careful system-level 2D or full 3D dynamic thermal analysis at the beginning product design process by using a thermal modeling analysis software.

#### 10.2 Layout Example







#### 11 器件和文档支持

#### 11.1 器件支持

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

# **Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	( )	()			(-)	(4)	(5)		
TPS6565342RHDRQ1	Active	Production	VQFN (RHD)   28	3000   LARGE T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	TPS6565 342-Q1
TPS6565342RHDRQ1.A	Active	Production	VQFN (RHD)   28	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS6565 342-Q1
TPS6565342RHDTQ1	Active	Production	VQFN (RHD)   28	250   SMALL T&R	Yes	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	TPS6565 342-Q1
TPS6565342RHDTQ1.A	Active	Production	VQFN (RHD)   28	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS6565 342-Q1

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

23-May-2025


## **RHD 28**

## 5 x 5 mm, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4204400/G


## **RHD0028W**



## **PACKAGE OUTLINE**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.
  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **RHD0028W**

## **EXAMPLE BOARD LAYOUT**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




## **RHD0028W**

## **EXAMPLE STENCIL DESIGN**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司