

TPS65053-Q1 采用两个降压转换器 和三个低输入电压 LDO 的 5 通道电源管理 IC

1 特性

- 汽车电子 应用认证
- 具有符合 AEC-Q100 标准的下列结果：
 - 器件温度 3 级：环境运行温度范围为 -40°C 至 +85°C
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 2
 - 器件组件充电模式 (CDM) ESD 分类等级 C4B
- 效率高达 95%
- 针对直流-直流 (DC-DC) 转换器的输出电流：
 - DCDC1 = 1A; DCDC2 = 0.6A
- DC-DC 转换器可在外部进行调节
- DC-DC 转换器 V_{IN} 范围为 2.5V 至 6V
- 2.25MHz 固定频率工作
- 在轻载电流条件下进入节能模式
- 180° 异相运行
- 脉宽调制 (PWM) 模式下的输出电压精度为 $\pm 1\%$
- 针对两个 DC-DC 转化器的总值为 32 μ A (典型值) 的静态电流
- 针对最低压降的占空比为 100%
- 一个 400mA 通用 LDO
- 两个 200mA 通用 LDO
- LDO V_{IN} 范围为 1.5V 至 6.5V
- LDO3 的输出电压：
 - VLDO3 = 1.3 V
- 采用 4mm x 4mm、24 引脚超薄四方扁平无引线 (VQFN) 封装

2 应用

- 由锂离子电池供电的汽车类设备
 - 全球定位系统 (GPS)、紧急呼叫手机
 - 数码相机
 - 卫星无线电模块
 - OMAP™ 和低功耗数字信号处理器 (DSP)

3 说明

TPS65053-Q1 器件是一款集成电源管理集成电路 (PMIC)，适用于由锂离子或锂聚合物电池供电的应用（此类应用需要使用多条电源轨）。TPS65053-Q1 器件提供两个高效运行的 2.25MHz 降压转换器，作用是在基于处理器的系统中供应核心电压及 I/O 电压。两降压转换器在轻载条件下均进入低功耗模式，可在最大负载电流范围内实现效率最大化。对于低噪声应用，可通过将 MODE 引脚拉至高电平强制此类器件进入频率固定的 PWM 模式。两转换器均允许使用小型电感和电容，从而缩小解决方案尺寸。

TPS65053-Q1 器件为 DCDC1 和 DCDC2 转换器分别提供高达 1A 和 0.6A 的输出电流。此外，该器件集成一个 400mA LDO 及两个 200mA LDO 稳压器，其通断由每个 LDO 的独立使能引脚进行控制。每个 LDO 在 1.5V 至 6.5V 输入范围内运行，支持通过任一降压转换器或直接由主电池供电。LDO1 和 LDO2 可在外部进行调节，而 LDO3 的固定输出电压为 1.3V。


TPS65053-Q1 器件采用 24 引脚无引线封装 (4mm x 4mm VQFN)，间距为 0.5mm。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS65053-Q1	VQFN (24)	4.00mm x 4.00mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

DCDC1 的效率



目录


1	特性	1	8	Application and Implementation	15
2	应用	1	8.1	Application Information.....	15
3	说明	1	8.2	Typical Application	15
4	修订历史记录	2	9	Power Supply Recommendations	21
5	Pin Configuration and Function	3	10	Layout	21
6	Specifications	4	10.1	Layout Guidelines	21
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	22
6.2	ESD Ratings.....	4	11	器件和文档支持	23
6.3	Recommended Operating Conditions.....	4	11.1	器件支持	23
6.4	Thermal Information	5	11.2	文档支持	23
6.5	Electrical Characteristics.....	5	11.3	接收文档更新通知	23
6.6	Typical Characteristics	8	11.4	社区资源	23
7	Detailed Description	9	11.5	商标	23
7.1	Overview	9	11.6	静电放电警告	23
7.2	Functional Block Diagram	10	11.7	Glossary	23
7.3	Feature Description.....	11	12	机械、封装和可订购信息	23
7.4	Device Functional Modes.....	12			

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (June 2011) to Revision A	Page
• 已添加 器件信息表, ESD 额定值表, 特性 描述部分, 器件功能模式, 应用和 实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分	1
• 已删除 所有参考文档至 TPS650531-Q1 和 TPS650532-Q1 器件	1
• Changed values in the <i>Thermal Information</i> table to align with JEDEC standards.....	5

5 Pin Configuration and Function



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	24	I	Analog GND, connect to PGND and thermal pad
EN_DCDC1	20	I	Enable Input for converter 1, active high
EN_DCDC2	21	I	Enable Input for converter 2, active high
EN_LDO1	22	I	Enable input for LDO1. Logic high enables the LDO, logic low disables the LDO.
EN_LDO2	11	I	Enable input for LDO2. Logic high enables the LDO, logic low disables the LDO.
EN_LDO3	12	I	Enable input for LDO3. Logic high enables the LDO, logic low disables the LDO.
FB_DCDC1	19	I	Input to adjust output voltage of converter 1 between 0.6 V and V_I . Connect external resistor divider between VOUT1, this pin and GND.
FB_DCDC2	13	I	Input to adjust output voltage of converter 2 between 0.6 V and VIN. Connect external resistor divider between VOUT2, this pin and GND.
FB_LDO1	4	I	Feedback input for the external voltage divider.
FB_LDO2	6	I	Feedback input for the external voltage divider.
L1	17	O	Switch pin of converter 1. Connected to Inductor
L2	15	O	Switch Pin of converter 2. Connected to Inductor.
MODE	23	I	Select between Power Save Mode and forced PWM Mode for DCDC1 and DCDC2. In Power Save Mode, PFM is used at light loads, PWM for higher loads. If PIN is set to high level, forced PWM Mode is selected. If Pin has low level, then the device operates in Power Save Mode.
PGND1	18	I	GND for converter 1
PGND2	14	I	GND for converter 2
RESET	10	O	Open drain active low reset output, 100-ms reset delay time.
THRESHOLD	5	I	Reset input
V _{CC}	1	I	Power supply for digital and analog circuitry of DCDC1, DCDC2 and LDOs. This pin must be connected to the same voltage supply as VINDCDC1/2.
VINDCDC1/2	16	I	Input voltage for VDCDC1 and VDCDC2 step-down converter. This must be connected to the same voltage supply as V _{CC} .

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
VINLDO1	2	I	Input voltage for LDO1
VINLDO2/3	8	I	Input voltage for LDO2 and LDO3
VLDO1	3	O	Output voltage of LDO1
VLDO2	7	O	Output voltage of LDO2
VLDO3	9	O	Output voltage of LDO3
Thermal Pad		—	Connect to GND

6 Specifications

6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _I	Input voltage	All pins except AGND, PGND, and EN_LDO1 pins with respect to AGND	−0.3	7	V
		EN_LDO1 pin with respect to AGND	−0.3	V _{CC} + 0.5	
V _O	Output voltage for LDO1, LDO2 and LDO3		−0.3	4	V
I _I	Current	VINDCDC1/2, L1, PGND1, L2, PGND2	1800		mA
		All other pins	1000		
T _A	Operating free-air temperature		−40	85	°C
T _{stg}	Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	
		±2000	
		Charged-device model (CDM), per AEC Q100-011	
		All pins	±500
		Corner pins (1, 6, 7, 12, 13, 18, 19, and 24)	±750

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

	MIN	NOM	MAX	UNIT
V _{INDCDC1/2}	Input voltage for step-down converters			V
V _{INLDO1} , V _{INLDO2/3}	Input voltage range for LDOs			V
V _{DCDC1}	Output voltage range for externally adjustable VDCDC1 step-down converter			V
V _{DCDC2}	Output voltage range for externally adjustable VDCDC2 step-down converter			V
V _{LDO1-2}	Output voltage range for externally adjustable LDO1 and LDO2			V
V _{LDO3}	Output voltage for LDO3			V
I _{OUTDCDC1}	Output current at L1			mA
I _{OUTDCDC2}	Output current at L2			mA
I _{LDO1}	Output current at VLDO1			mA
I _{LDO2,3}	Output current at VLDO2 and VLDO3			mA
C _{INDCDC1/2}	Input capacitor at V _{INDCDC1/2} ⁽¹⁾			μF
C _{VCC}	Input capacitor at V _{CC} ⁽¹⁾			μF
C _{in1-2}	Input capacitor at VINLDO1, VINLDO2/3 ⁽¹⁾			μF

- (1) See the [Application and Implementation](#) section of this data sheet for more details.

Recommended Operating Conditions (continued)

	MIN	NOM	MAX	UNIT
C _{OUTDCDC1} Output capacitor at V _{DCDC1} ⁽¹⁾	10	22		μF
C _{OUTDCDC2} Output capacitor at V _{DCDC2} ⁽¹⁾	10	22		μF
C _{OUT1} Output capacitor at VLDO1 ⁽¹⁾	4.7			μF
C _{OUT2-3} Output capacitor at VLDO2-3 ⁽¹⁾	2.2			μF
L1 Inductor at L1 ⁽¹⁾	1.5	2.2		μH
L2 Inductor at L2 ⁽¹⁾	1.5	2.2		μH
R _{CC} Resistor from battery voltage to V _{CC} used for filtering ⁽²⁾		1	10	Ω
T _A Operating ambient temperature	–40		85	°C
T _J Operating junction temperature	–40		125	°C

(2) Up to 2 mA can flow into V_{CC} when both converters are running in PWM, this resistor causes the UVLO threshold to be shifted accordingly.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS65053-Q1	UNIT
		RGE (VQFN)	
		24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	31.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	23.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	8.0	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	8.0	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.2	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

V_{CC} = VINDCDC1/2 = 3.6 V, EN = V_{CC}, MODE = GND, L = 2.2 μH, C_{OUT} = 22 μF, T_A = –40°C to +85°C (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT					
V _{CC}	Input voltage range	2.5		6	V
I _Q	Operating quiescent current Total current into V _{CC} . VINDCDC1/2, VINLDO1, VINLDO2/3	One converter, I _{OUT} = 0 mA. PFM mode enabled (Mode = GND) device not switching, EN_DCDC1 = VIN OR EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = GND		30	μA
		One converter, I _{OUT} = 0 mA. PFM mode enabled (Mode = GND) device not switching, EN_DCDC1 = VIN OR EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = GND, T _A = 25°C	20		
		Two converters, I _{OUT} = 0 mA, PFM mode enabled (Mode = 0) device not switching, EN_DCDC1 = VIN AND EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = GND		40	
		Two converters, I _{OUT} = 0 mA, PFM mode enabled (Mode = 0) device not switching, EN_DCDC1 = VIN AND EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = GND, T _A = 25°C	32		
		One converter, I _{OUT} = 0 mA, PFM mode enabled (Mode = GND) device not switching, EN_DCDC1 = VIN OR EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = VIN		210	
		One converter, I _{OUT} = 0 mA, PFM mode enabled (Mode = GND) device not switching, EN_DCDC1 = VIN OR EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = VIN, T _A = 25°C	145		
I _Q	Operating quiescent current into V _{CC}	One converter, I _{OUT} = 0 mA, Switching with no load (Mode = VIN), PWM operation, EN_DCDC1 = VIN OR EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = GND, T _A = 25°C	0.85		mA
		Two converters, I _{OUT} = 0 mA, Switching with no load (Mode = VIN), PWM operation, EN_DCDC1 = VIN AND EN_DCDC2 = VIN; EN_LDO1 = EN_LDO2 = EN_LDO3 = GND, T _A = 25°C	1.25		mA

Electrical Characteristics (continued)

$V_{CC} = V_{INDCDC1/2} = 3.6\text{ V}$, $EN = V_{CC}$, $MODE = GND$, $L = 2.2\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _(SD)	Shutdown current	EN_DCDC1 = EN_DCDC2 = GND, EN_LDO1 = EN_LDO2 = EN_LDO3 = GND			12	μA
		EN_DCDC1 = EN_DCDC2 = GND, EN_LDO1 = EN_LDO2 = EN_LDO3 = GND, T _A = 25°C		9		
UVLO	Undervoltage lockout threshold for DC-DC converters and LDOs	Voltage at V _{CC}			2	V
		Voltage at V _{CC} , T _A = 25°C		1.8		
EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3, MODE						
V _{IH}	High-level input voltage	MODE, EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3	1.2		V _{CC}	V
V _{IL}	Low-level input voltage	MODE, EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3	0		0.4	V
I _{IN}	Input bias current	MODE, EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3, MODE = GND or V _{IN} , T _A = 25°C		0.01	1	μA
POWER SWITCH						
r _{DS(on)}	P-channel MOSFET on resistance, DCDC1, DCDC2	VINDCDC1/2 = 3.6 V			630	mΩ
		VINDCDC1/2 = 3.6 V, T _A = 25°C		280		
		VINDCDC1/2 = 2.5 V, T _A = 25°C		400		
I _{LD_PMOS}	P-channel leakage current	V _(DS) = 6 V			1	μA
r _{DS(on)}	N-channel MOSFET on resistance, DCDC1, DCDC2	VINDCDC1/2 = 3.6 V			450	mΩ
		VINDCDC1/2 = 3.6 V, T _A = 25°C		220		
		VINDCDC1/2 = 2.5 V, T _A = 25°C		320		
I _{LK_NMOS}	N-channel leakage current	V _(DS) = 6 V			10	μA
		V _(DS) = 6 V, T _A = 25°C		7		
I _(LIMF)	Forward current limit PMOS (high side) and NMOS (low side)	DCDC1, 2.5 V ≤ V _{IN} ≤ 6 V	1.1		1.8	A
		DCDC1, 2.5 V ≤ V _{IN} ≤ 6 V, T _A = 25°C		1.4		
		DCDC2, 2.5 V ≤ V _{IN} ≤ 6 V	0.85		1.15	
		DCDC2, 2.5 V ≤ V _{IN} ≤ 6 V, T _A = 25°C		1		
T _{SD,DCDC}	Thermal shutdown	Increasing junction temperature, T _A = 25°C		150		°C
T _{SDhys,DCDC}	Thermal shutdown hysteresis	Decreasing junction temperature below T _{SD,DCDC} for resuming normal operation, T _A = 25°C		20		°C
OSCILLATOR						
f _{SW}	Oscillator frequency		2.025		2.475	MHz
		T _A = 25°C		2.25		
OUTPUT						
V _{OUT}	Output voltage range		0.6		V _{IN}	V
V _{ref}	Reference voltage	T _A = 25°C		600		mV
V _{OUT}	DC output voltage accuracy	V _{IN} = 2.5 V to 6 V, Mode = GND, PFM operation, 0 mA < I _{OUT} < I _{OUTmax}	-2%	0	2%	
		V _{IN} = 2.5 V to 6 V, Mode = V _{IN} , PWM operation, 0 mA < I _{OUT} < I _{OUTmax}	-1%	0	1%	
ΔV _{OUT}	Power save mode ripple voltage ⁽¹⁾	I _{OUT} = 1 mA, Mode = GND, V _O = 1.3 V, Bandwidth = 20 MHz, T _A = 25°C		25		mV _{PP}
t _{Start}	Start-up time	Time from active EN to start switching, T _A = 25°C		170		μs
t _{Ramp}	V _{OUT} ramp up time	Time to ramp from 5% to 95% of V _{OUT} , T _A = 25°C		750		μs
	RESET delay time	Input voltage at threshold pin rising	80		120	ms
		Input voltage at threshold pin rising, T _A = 25°C		100		
V _{OL}	RESET output low voltage	I _{OL} = 1 mA, V _{th} < 1 V			0.2	V
	RESET sink current	T _A = 25°C		1		mA
	RESET output leakage current	V _{th} > 1 V, T _A = 25°C		10		nA
V _{th}	Threshold voltage	Falling voltage	0.98		1.02	V
		Falling voltage, T _A = 25°C		1		

(1) In Power Save Mode, operation is typically entered at $I_{PSM} = V_{IN} / 32\text{ }\Omega$.


Electrical Characteristics (continued)

$V_{CC} = V_{INDCDC1/2} = 3.6\text{ V}$, $EN = V_{CC}$, $MODE = GND$, $L = 2.2\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VLDO1, VLDO2, VLDO3 LOW DROPOUT REGULATORS						
V_{INLDO}	Input voltage range for LDO1, LDO2, LDO3		1.5		6.5	V
V_{LDO1}	LDO1 output voltage range		1		3.6	V
V_{LDO2}	LDO2 output voltage range		1		3.6	V
V_{LDO3}	LDO3 output voltage	$T_A = 25^\circ\text{C}$		1.3		V
$V_{(FB)}$	Feedback voltage for FB_LDO1, FB_LDO2	$T_A = 25^\circ\text{C}$		1		V
I_O	Maximum output current for LDO1		400			mA
	Maximum output current for LDO2, LDO3		200			mA
$I_{(SC)}$	LDO1 short-circuit current limit	$V_{LDO1} = GND$			850	mA
	LDO2 and LDO3 short-circuit current limit	$V_{LDO2} = GND$, $V_{LDO3} = GND$			420	mA
	Dropout voltage at LDO1	$I_O = 400\text{ mA}$, $V_{INLDO1} = 1.8\text{ V}$			280	mV
	Dropout voltage at LDO2, LDO3	$I_O = 200\text{ mA}$, $V_{INLDO2/3} = 1.8\text{ V}$			280	mV
	Output voltage accuracy for LDO1, LDO2, LDO3 ⁽²⁾	$I_O = 10\text{ mA}$	-2%		1%	
	Line regulation for LDO1, LDO2, LDO3	$V_{INLDO1,2} = V_{LDO1,2} + 0.5\text{ V (min. } 2.5\text{ V)}$ to 6.5 V , $I_O = 10\text{ mA}$	-1%		1%	
	Load regulation for LDO1, LDO2, LDO3	$I_O = 0\text{ mA to } 400\text{ mA}$ for LDO1, $I_O = 0\text{ mA to } 200\text{ mA}$ for LDO2, LDO3	-1%		1%	
	Regulation time for LDO1, LDO2, LDO3	Load change from 10% to 90%, $T_A = 25^\circ\text{C}$		25		μs
$R_{(DIS)}$	Internal discharge resistor at VLDO1, VLDO2, VLDO3	Active when LDO is disabled, $T_A = 25^\circ\text{C}$		350		Ω
$T_{SD,LDO}$	Thermal shutdown	Increasing junction temperature		140		$^\circ\text{C}$
$T_{SDhys,LDO}$	Thermal shutdown hysteresis	Decreasing junction temperature below $T_{SD,LDO}$ for resuming normal operation		20		$^\circ\text{C}$


(2) Output voltage specification does not include tolerance of external voltage programming resistors.

6.6 Typical Characteristics




$V_{DCDC1} = 2.85 \text{ V}$ $V_{INDCDC1/2} = 3.4, 3.8, 4.2, \text{ and } 5 \text{ V}$

Figure 1. Efficiency (η) of DCDC1 in PWM/PFM Mode




$V_{DCDC1} = 2.85 \text{ V}$ $V_{INDCDC1/2} = 3.4, 3.8, 4.2, \text{ and } 5 \text{ V}$

Figure 2. Efficiency (η) of DCDC1 in PWM Mode



$V_{DCDC2} = 1.8 \text{ V}$ $V_{INDCDC1/2} = 3.4, 3.8, 4.2, \text{ and } 5$

Figure 3. Efficiency (η) of DCDC2 in PWM/PFM Mode



$V_{DCDC2} = 1.8 \text{ V}$ $V_{INDCDC1/2} = 3.4, 3.8, 4.2, \text{ and } 5 \text{ V}$

Figure 4. Efficiency (η) of DCDC2 in PWM Mode




Figure 5. LDO1 Power-Supply Rejection Ratio

7 Detailed Description

7.1 Overview

The TPS65053-Q1 device includes two synchronous step-down converters. The converters operate with 2.25-MHz fixed frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents the converters automatically enter Power Save Mode and operate with PFM (pulse frequency modulation).

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator will also turn off the switch in case the current limit of the P-channel switch is exceeded. After the adaptive dead time prevents shoot-through current, the N-channel MOSFET rectifier is turned on and the inductor current ramps down. The next cycle is initiated by the clock signal again turning off the N-channel rectifier and turning on the P-channel switch.

The two DC-DC converters operate synchronized to each other, with converter 1 as the master. A 180° phase shift between Converter 1 and Converter 2 decreases the input RMS current. Therefore smaller input capacitors can be used.


The converters output voltage is set by an external resistor divider connected to FB_DCDC1 or FB_DCDC2, respectively. See the [Application and Implementation](#) section for more details.

TPS65053-Q1

ZHCS206A –JUNE 2011 –REVISED JANUARY 2017

www.ti.com.cn

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Mode Selection

The MODE pin allows mode selection between forced PWM Mode and Power Save Mode for both converters. Connecting this pin to GND enables the automatic PWM and Power Save Mode operation. The converters operate in fixed-frequency PWM mode at moderate to heavy loads and in the PFM mode during light loads, maintaining high efficiency over a wide load current range.

Pulling the MODE pin high forces both converters to operate constantly in the PWM mode even at light load currents. The advantage is the converters operate with a fixed frequency that allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the Power Save Mode during light loads. For additional flexibility, switch from Power Save Mode to forced PWM mode during operation which allows efficient power management by adjusting the operation of the converter to the specific system requirements.

7.3.2 Enable

The device has a separate enable pin for each of the DC-DC converters and for each of the LDO to start up independently. If EN_DCDC1, EN_DCDC2, EN_LDO1, EN_LDO2, EN_LDO3 are set to high, the corresponding converter starts up with soft start as previously described.

Pulling the enable pin low forces the device into shutdown, with a shutdown quiescent current as defined in the [Electrical Characteristics](#) table. In this mode, the P and N-Channel MOSFETs are turned-off, the and the entire internal control circuitry is switched-off. If disabled, the outputs of the LDOs are pulled low by internal 350-Ω resistors, actively discharging the output capacitor. For proper operation the enable pins must be terminated and must not be left unconnected.

7.3.3 Reset

The TPS65053-Q1 device contains circuitry that can generate a reset pulse for a processor with a 100-ms delay time. The input voltage at a comparator is sensed at an input called THRESHOLD. When the voltage exceeds the 1-V threshold, the output goes high after a 100-ms delay time. This circuitry is functional as soon as the supply voltage at V_{CC} exceeds the undervoltage lockout threshold. The RESET circuitry is active even if all DC-DC converters and LDOs are disabled.




Figure 6. RESET Pulse Circuit

7.3.4 Short-Circuit Protection

All outputs are short circuit protected with a maximum output current as defined in the [Electrical Characteristics](#) table.

Feature Description (continued)

7.3.5 Thermal Shutdown

As soon as the junction temperature, T_j , exceeds 150°C (typical) for the DC-DC converters, the device goes into thermal shutdown. In this mode, the P and N-Channel MOSFETs are turned-off. The device continues operation when the junction temperature falls below the thermal shutdown hysteresis again. A thermal shutdown for one of the DC-DC converters will disable both converters simultaneously.

The thermal shutdown temperature for the LDOs are set to typically 140°C. Therefore an LDO that can be used to power an external voltage will never heat up the chip high enough to turn off the DC-DC converters. If one LDO exceeds the thermal shutdown temperature, all LDOs will turn off simultaneously.

7.3.5.1 Low Dropout Voltage Regulators

The low dropout (LDO) voltage regulators are designed to be stable with low value ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 280 mV at rated output current. Each LDO supports a current limit feature. The LDOs are enabled by the EN_LDO1, EN_LDO2, and EN_LDO3 pin. The output voltage of LDO1 and LDO2 is set using an external resistor divider whereas LDO3 has a fixed output voltage of 1.3 V.

7.4 Device Functional Modes

7.4.1 Power Save Mode

The Power Save Mode is enabled with the MODE pin set to low. If the load current decreases, the converters enter Power Save Mode operation automatically. During Power Save Mode the converters operate with reduced switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage typically 1% above the nominal output voltage. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

To optimize the converter efficiency at light load the average current is monitored and if in PWM mode the inductor current remains below a certain threshold, then Power Save Mode is entered. The typical threshold can be calculated according to [Equation 1](#) and [Equation 2](#).

$$I_{\text{PFM_enter}} = \frac{V_{\text{INDCDC1/2}}}{32 \, \Omega}$$

where

- $I_{\text{PFM_enter}}$ is the average output current threshold to enter PFM mode. (1)

$$I_{\text{PFM_leave}} = \frac{V_{\text{INDCDC1/2}}}{24 \, \Omega}$$

where

- $I_{\text{PFM_leave}}$ is the average output current threshold to leave PFM mode. (2)

During the Power Save Mode the output voltage is monitored with a comparator. As the output voltage falls below the skip comparator threshold (skip comp) of $V_{\text{OUTnominal}} + 1\%$, the P-channel switch will turn on and the converter effectively delivers a constant current as defined above. If the load is below the delivered current then the output voltage will rise until the same threshold is crossed again, whereupon all switching activity ceases, hence reducing the quiescent current to a minimum until the output voltage has dropped below the threshold again. If the load current is greater than the delivered current then the output voltage will fall until it crosses the skip comparator low (Skip Comp Low) threshold set to 1% below nominal V_{OUT} , whereupon Power Save Mode is exited and the converter returns to PWM mode.

These control methods reduce the quiescent current typically to 12 μA per converter and the switching frequency to a minimum thereby achieving the highest converter efficiency. The PFM mode operates with very low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor; increasing capacitor values will make the output ripple tend to zero.

The Power Save Mode can be disabled by driving the MODE pin high. Both converters will operate in fixed PWM mode. Power Save Mode Enable/Disable applies to both converters.

Device Functional Modes (continued)

7.4.1.1 Dynamic Voltage Positioning

This feature reduces the voltage undershoot and overshoot at load steps from light to heavy load and vice versa. It is activated in Power Save Mode operation when the converter runs in PFM Mode. It provides more headroom for both the voltage drop at a load step increase and the voltage increase at a load throw-off which improves load transient behavior.

At light loads, in which the converters operate in PFM Mode, the output voltage is regulated typically 1% higher than the nominal value. In case of a load transient from light load to heavy load, the output voltage will drop until it reaches the skip comparator low threshold set to –1% below the nominal value and enters PWM mode. During a load throw off from heavy load to light load, the voltage overshoot is also minimized due to active regulation turning on the N-channel switch.




Figure 7. Dynamic Voltage Positioning

7.4.1.2 Soft Start

The two converters have an internal soft start circuit that limits the inrush current during start-up. During soft start, the output voltage ramp up is controlled as shown in [Figure 8](#).




Figure 8. Soft Start

Device Functional Modes (continued)

7.4.1.3 100% Duty-Cycle Low Dropout Operation

The converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range; essentially the minimum input voltage to maintain regulation depends on the load current and output voltage and can be calculated as shown in [Equation 3](#).

$$V_{INmin} = V_{OUTmax} + I_{OUTmax} \times (R_{DSon_{max}} + R_L)$$

where

- I_{OUTmax} = maximum output current plus inductor ripple current
- $R_{DSon_{max}}$ = maximum P-channel switch $r_{DS(on)}$
- R_L = DC resistance of the inductor
- V_{OUTmax} = nominal output voltage plus maximum output voltage tolerance (3)

With decreasing load current, the device automatically switches into pulse skipping operation in which the power stage operates intermittently based on load demand. By running cycles periodically the switching losses are minimized and the device runs with a minimum quiescent current maintaining high efficiency.

In Power Save Mode the converter only operates when the output voltage trips below its nominal output voltage. It ramps up the output voltage with several pulses and goes again into Power Save Mode when the output voltage exceeds the nominal output voltage.

7.4.1.4 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning by disabling the converter at low input voltages and from excessive discharge of the battery. The undervoltage lockout threshold is 1.8 V (typical) and 2 V (maximum).

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS65053-Q1 PMIC integrates two step-down converters and three LDOs which can be used to power the voltage rails needed by a processor or another application. The PMIC can be controlled via the ENABLE and MODE pins or sequenced from the VIN using RC delay circuits. There is a logic output, RESET, to provide the application processor or load a logic signal indicating power good or reset.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 9. Typical Application Circuit

Typical Application (continued)

8.2.1 Design Requirements

Table 1 lists the design parameters for this application example.

Table 1. Power Design Requirements

PARAMETER	VALUE
Buck 1 and 2 Input voltage, $V_{\text{INDCDC1/2}}$	2.9 to 6 V (labeled V_{bat} in Figure 9)
Buck 1 Output voltage, V_{DCDC1}	2.85 V (see Table 2 for FB_DCDC1 resistor divider selection)
Buck 1 Output current, I_{OUTDCDC1}	1 A
Buck 2 Output voltage, V_{DCDC2}	1.8 V (see Table 2 for FB_DCDC2 resistor divider selection)
Buck 2 Output current, I_{OUTDCDC2}	600 mA
Linear Regulator 1 Input voltage, V_{INLDO1}	2.85 V (from V_{DCDC1} , as shown in Figure 9)
Linear Regulator 1 Output voltage, V_{LDO1}	1.6 V (see Table 5 for FB_LDO1 resistor divider selection)
Linear Regulator 1 Output current, I_{LDO1}	400 mA
Linear Regulator 2 and 3 Input voltage, $V_{\text{INLDO2/3}}$	2.9 to 6 V (labeled V_{bat} in Figure 9)
Linear Regulator 2 Output voltage, V_{LDO2}	3.3 V (see Table 5 for FB_LDO2 resistor divider selection)
Linear Regulator 2 Output current, I_{LDO2}	200 mA
Linear Regulator 3 Output voltage, V_{LDO3}	1.3 V (fixed)
Linear Regulator 3 Output current, I_{LDO3}	200 mA

8.2.2 Detailed Design Procedure

8.2.2.1 Output Voltage Setting

Use Equation 4 to calculate the output voltage of the DC-DC converters, with an internal reference voltage V_{ref} , 0.6 V (typical). This voltage can be set by an external resistor network.

$$V_{\text{OUT}} = V_{\text{ref}} \times \left(1 + \frac{R1}{R2} \right) \quad (4)$$

TI recommends setting the total resistance of $R1 + R2$ to less than 1 M Ω . The resistor network connects to the input of the feedback amplifier; therefore, requiring some small feed-forward capacitor in parallel to $R1$. A typical value of 47 pF is sufficient.

$$R1 = R2 \times \left(\frac{V_{\text{OUT}}}{V_{\text{(FB_DCDC1)}}} \right) - R2 \quad (5)$$

Table 2. Typical DC-DC Feedback Resistor Values

OUTPUT VOLTAGE	R1	R2	NOMINAL VOLTAGE	TYPICAL Cff
3.3 V	680 k Ω	150 k Ω	3.32 V	47 pF
3 V	510 k Ω	130 k Ω	2.95 V	47 pF
2.85 V	560 k Ω	150 k Ω	2.84 V	47 pF
2.5 V	510 k Ω	160 k Ω	2.51 V	47 pF
1.8 V	300 k Ω	150 k Ω	1.8 V	47 pF
1.6 V	200 k Ω	120 k Ω	1.6 V	47 pF
1.5 V	300 k Ω	200 k Ω	1.5 V	47 pF
1.2 V	330 k Ω	330 k Ω	1.2 V	47 pF

8.2.2.2 Output Filter Design (Inductor and Output Capacitor)

8.2.2.2.1 Inductor Selection

The two converters operate typically with a 2.2-μH output inductor. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For output voltages higher than 2.8 V, an inductor value of 3.3 μH minimum should be selected, otherwise the inductor current will ramp down too fast causing imprecise internal current measurement and therefore increased output voltage ripple under some operating conditions in PFM mode.

The selected inductor must be rated for its DC resistance and saturation current. The DC resistance of the inductance will influence directly the efficiency of the converter. Therefore an inductor with lowest DC resistance should be selected for highest efficiency.

Use Equation 6 to calculate the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 6. This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \quad I_{Lmax} = I_{OUTmax} + \frac{\Delta I_L}{2}$$

where

- f = Switching Frequency (2.25-MHz typical)
- L = Inductor Value
- Δ I_L = Peak-to-peak inductor ripple current
- I_{Lmax} = Maximum Inductor current

(6)

The highest inductor current occurs at the maximum V_{IN}. Open core inductors have a soft saturation characteristic, and they can normally handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. The fact that the core material from inductor to inductor differs and will have an impact on the efficiency especially at high switching frequencies must be considered. Refer to Table 3 and the typical applications for possible inductors.

Table 3. Tested Inductors

INDUCTOR TYPE	INDUCTOR VALUE	SUPPLIER
LPS3010	2.2 μH	Coilcraft
LPS3015	3.3 μH	Coilcraft
LPS4012	2.2 μH	Coilcraft
VLF4012	2.2 μH	TDK

8.2.2.2.2 Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the two converters allow the use of small ceramic capacitors with a typical value of 10 μF, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values result in lowest output voltage ripple and are therefore recommended. See the recommended components in Table 5.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. Use Equation 7 to calculate the rms ripple current.

$$I_{RMS Cout} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$

(7)

At nominal load current, the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor as shown in Equation 8.

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times C_{OUT} \times f} + ESR \right) \quad (8)$$

Where the highest output voltage ripple occurs at the highest input voltage, V_{IN} .

At light load currents, the converters operate in Power Save Mode and the output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. The typical output voltage ripple is less than 1% of the nominal output voltage.

8.2.2.2.3 Input Capacitor Selection

Because of the nature of the buck converter, having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. The converters need a ceramic input capacitor of 10 μ F. The input capacitor can be increased without any limit for better input voltage filtering.

Table 4. Possible Capacitors for DC-DC Converters and LDOs

CAPACITOR VALUE	SIZE	SUPPLIER	TYPE
2.2 μ F	0805	TDK C2012X5R0J226MT	Ceramic
2.2 μ F	0805	Taiyo Yuden JMK212BJ226MG	Ceramic
10 μ F	0805	Taiyo Yuden JMK212BJ106M	Ceramic
10 μ F	0805	TDK C2012X5R0J106M	Ceramic

8.2.2.3 Low Dropout Voltage Regulators (LDOs)

The output voltage of LDO1 and LDO2 can be set by an external resistor network and can be calculated as shown in [Equation 9](#) with an internal reference voltage, V_{ref} , typical 1 V.

$$V_{OUT} = V_{ref} \times \left(1 + \frac{R5}{R6} \right) \quad (9)$$

TI recommends setting the total resistance of $R5 + R6$ to less than 1 M Ω . Typically, no feedforward capacitor is required at the voltage dividers for the LDOs.

$$V_{OUT} = V_{(FB)} \times \frac{R5 + R6}{R6} \quad R5 = R6 \times \left(\frac{V_{OUT}}{V_{(FB)}} \right) - R6 \quad (10)$$

Table 5. Typical LDO Feedback Resistor Values

OUTPUT VOLTAGE	R5	R6	NOMINAL VOLTAGE
3.3 V	300 k Ω	130 k Ω	3.31 V
3 V	300 k Ω	150 k Ω	3 V
2.85 V	240 k Ω	130 k Ω	2.85 V
2.8 V	360 k Ω	200 k Ω	2.8 V
2.5 V	300 k Ω	200 k Ω	2.5 V
1.8 V	240 k Ω	300 k Ω	1.8 V
1.5 V	150 k Ω	300 k Ω	1.5 V
1.3 V	36 k Ω	120 k Ω	1.3 V
1.2 V	100 k Ω	510 k Ω	1.19 V
1.1 V	33 k Ω	330 k Ω	1.1 V

8.2.2.3.1 Input Capacitor and Output Capacitor Selection for the LDOs

The minimum input capacitor on VIN_LDO1 and on VIN_LDO2/3 is 2.2 μ F minimum. LDO1 is designed to be stable with an output capacitor of 4.7 μ F minimum; whereas, LDO2 and LDO3 are stable with a minimum capacitor value of 2.2 μ F.

8.2.3 Application Curves




Figure 10. Output Voltage Ripple of DCDC1/2 in PFM Mode




Figure 11. Output Voltage Ripple of DCDC1/2 in PWM Mode




Figure 12. DCDC1, DCDC2, LDO1 Startup Timing




Figure 13. LDO1 to LDO3 Startup Timing




Figure 14. DCDC1 Load Transient Response in PWM Mode




Figure 15. DCDC1 Load Transient Response in PFM Mode




Figure 16. DCDC2 Load Transient Response in PWM Mode




Figure 17. DCDC2 Load Transient Response in PFM Mode




Figure 18. DCDC1 Line Transient Response in PWM Mode




Figure 19. DCDC2 Line Transient Response in PWM Mode




Figure 20. LDO1 Load Transient Response




Figure 21. LDO3 Load Transient Response




Figure 22. LDO1 Line Transient Response

9 Power Supply Recommendations

The TPS65053-Q1 has only a few power supply recommendations in addition to adhering to the minimum and maximum values in the [Recommended Operating Conditions](#). The following check list provides power supply recommendations that should be used in conjunction with complying to the Recommended Operating Conditions of the device.

- 1-μF Bypass cap on VCC, located as close as possible to the VCC pin to ground.
- VCC and VINDCDC1/2 must be connected to the same voltage supply with minimal voltage difference.
- Input capacitors must be present on the VINDCDC1/2, VIN_LDO1, and VIN_LDO2/3 supplies if used.
- Output filters must be used on the outputs of the DCDC converters if used.
- Output capacitors must be used on the outputs of the LDOs if used.

10 Layout

10.1 Layout Guidelines

The following check list provides layout guidelines that have been followed in the [Layout Example](#) shown in [Figure 23](#).

- The input capacitors for the DC-DC converters should be placed as close as possible to the VINDCDC1/2 pin and the PGND1 and PGND2 pins.
- The inductor of the output filter should be placed as close as possible to the device to provide the shortest switch node possible, reducing the noise emitted into the system and increasing the efficiency.
- Sense the feedback voltage from the output at the output capacitors to ensure the best DC accuracy. Feedback should be routed away from noisy sources such as the inductor. If possible route on the opposing side as the switch node and inductor and place a GND plane between the feedback and the noisy sources or keep-out underneath them entirely.
- Place the output capacitors as close as possible to the inductor to reduce the feedback loop as much as possible. This will ensure best regulation at the feedback point.
- Place the device as close as possible to the most demanding or sensitive load. The output capacitors should be placed close to the input of the load. This will ensure the best AC performance possible.
- The input and output capacitors for the LDOs should be placed close to the device for best regulation performance.
- The use a one common ground plane is recommended for the device layout. The AGND can be separated from the PGND, but a large low parasitic PGND is required to connect the PGND1/2 pins to the CIN and external PGND connections.

10.2 Layout Example




Figure 23. Layout Example for TPS65053-Q1

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 文档支持

11.2.1 相关文档

相关文档如下：

[为漏极开路输出选择适当的上拉/下拉电阻器](#)

11.3 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS65053IRGERQ1	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65053Q
TPS65053IRGERQ1.B	Active	Production	VQFN (RGE) 24	3000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 65053Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TPS65053-Q1 :

- Catalog : [TPS65053](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65053IRGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65053IRGERQ1	VQFN	RGE	24	3000	353.0	353.0	32.0

RGE 24

GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204104/H



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

VQFN - 1 mm max height

This mechanical drawing shows a 19-pin connector layout. The overall width is 3.825 inches, and the overall height is 3.825 inches. The drawing includes the following dimensions and callouts:


- Width:** 3.825 inches (overall), 2.7 inches (inner section).
- Pin Spacing:** 24X (0.58) inches (top row), 20X (0.5) inches (middle section).
- Pin Numbers:** 24, 19, 18, 13, 7, 12, 25.
- Callouts:**
 - SYMM (Symmetry) with a center line symbol.
 - (Ø0.2) VIA TYP (Typical 0.2 inch diameter via).
 - (R0.05) (0.05 inch radius).
 - 2X (1.1) inches (bottom section).

The diagram illustrates two types of solder mask openings on a metal pad:

- NON SOLDER MASK DEFINED (PREFERRED):** This type shows a metal pad with a solder mask opening. The dimensions are specified as 0.07 MAX ALL AROUND. The labels include METAL, SOLDER MASK OPENING, and a dimension line indicating the maximum width of the opening.
- SOLDER MASK DEFINED:** This type shows a metal pad with a solder mask opening. The dimensions are specified as 0.07 MIN ALL AROUND. The labels include SOLDER MASK OPENING, METAL UNDER SOLDER MASK, and a dimension line indicating the minimum width of the opening.

SOLDER MASK DETAILS

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
78% PRINTED COVERAGE BY AREA
SCALE: 20X

4219016 / A 08/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司