

开关电流为 **2A** 的高输入电压降压 - 升压转换器

查询样片: **TPS63060-EP**

特性

- 效率高达 **93%**
- **5V** 降压模式下的输出电流为 **2A/1A**
- **5V** 升压模式 ($V_{IN} > 4V$) 下的输出电流为 **1.3A**
- 降压和升压模式间的自动转换
- 典型器件静态电流少于 **30 μ A**
- 输入电压范围: **2.5V 至 12V**
- **2.5V 至 8V** 固定和可调输出电压选项
- 用于改进低输出功率时效率的省电模式
- **2.4MHz** 强制固定运行频率并可实现同步
- 电源正常输出
- **Buck-Boost Overlap Control™**
- 关断期间负载断开
- 过热保护
- 过压保护
- 采用 **3mm x 3mm**, 小外形尺寸无引线 (**SON**)-10 封装

应用范围


- 双锂离子电池应用
- 数码相机和摄像放像机
- 笔记本电脑
- 工业计量设备
- 超便携移动个人计算机和移动互联网器件
- 个人医疗产品
- 高功率发光二极管 (**LED**)

支持国防、航空航天、和医疗应用

- 受控基线
- 同一组装和测试场所
- 同一制造场所
- 支持军用 (**-55°C 至 125°C**) 温度范围
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性

说明

TPS63060 器件为由 3 节到最多 6 节碱性电池、镍镉电池 (NiCd) 或者镍氢电池 (NiMH) 电池、或者单节或双节锂离子或者锂聚合物电池供电的产品提供了一个电源解决方案。当使用一个双锂离子或者锂聚合物电池时, 输出电流可升高至 **2A** 并将电池电压放电至 **5V** 或者更低。此降压-升压转换器基于一个使用同步整流的固定频率、脉宽调制 (PWM) 控制器以获得最高效率。在低负载电流情况下, 此转换器进入省电模式以在宽负载电流范围内保持高效率。省电模式可被禁用, 从而强制转换器运行在固定的开关频率下。开关内的最大平均电流被限制在 **2.25A** (典型值)。使用一个外部电阻器分压器可对输出电压进行编程, 或者在芯片上对输出电压进行内部固定。转换器可被禁用以大大减少电池消耗。在关断期间, 负载从电池上断开。此器件封装在一个 10 引脚 **SON PowerPAD™** 3mm x 3mm 封装内 (DSC)。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Buck-Boost Overlap Control, PowerPAD are trademarks of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–55°C to 125°C	SON - DSC	TPS63060MDSCTEP	SLL	V62/14602-01XE

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
 (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE		UNIT
		MIN	MAX	
Voltage range	V _{IN} , V _{OUT} , PS/SYNC, EN, FB	–0.3	17	V
	L1, L2	–0.3	V _{IN} +0.3	V
	FB, V _{AUX}	–0.3	7.5	V
Operating virtual junction temperature range, T _J		–55	150	°C
Storage temperature range T _{stg}		–65	150	°C
ESD rating ⁽²⁾	Human Body Model - (HBM)		3	kV
	Machine Model - (MM)		200	V
	Charge Device Model - (CDM)		1	kV

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 (2) ESD testing is performed according to the respective JEDEC standard.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPS63060-EP	UNITS
		DSC	
		10 PINS	
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	48.7	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	54.8	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	19.8	
ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	1.1	
ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	19.6	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	4.2	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/an/spra953).
 (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
 (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
 (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
 (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
 (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
 (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.


RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage at VIN	2.5		12	V
Output Current I _{out} with V _{IN} = 10V to 12V			1	A
Operating junction temperature range, T _J	–55		125	°C

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
DC/DC STAGE								
V _{IN}	Input voltage range				2.5		12	V
V _{IIN}	Minimum input voltage for startup						2.5	V
V _{OUT}	Output voltage range				2.5		8	V
	Minimum duty cycle in step down conversion					10	20	%
V _{FB}	Feedback voltage		PS/SYNC = V _{IN}		495	500	505	mV
V _{FB}	Feedback voltage		PS/SYNC = GND Referenced to 500mV		0.6		6	%
f	Oscillator frequency				1850	2400	3000	kHz
	Frequency range for synchronization				2200	2400	2600	kHz
I _{SW}	Average inductance current limit		V _{IN} = 5V, T _J = 25°C		2000	2250	2500	mA
	High side switch on resistance		V _{IN} = 5V			90		mΩ
	Low side switch on resistance		V _{IN} = 5V			95		mΩ
	Line regulation		Power Save Mode disabled			0.5		%
	Load regulation		Power Save Mode disabled			0.5		%
I _q	Quiescent current	V _{IN}	I _O = 0 mA, V _{EN} = V _{IN} = 5V, V _{OUT} = 5V			30	64	μA
		V _{OUT}				7	28	μA
I _S	Shutdown current		V _{EN} = 0 V, V _{IN} = 5V			0.3	2	μA
CONTROL STAGE								
V _{AUX}	Maximum bias voltage		V _{IN} > V _{OUT}		V _{IN}		7	V
			V _{IN} < V _{OUT}		V _{OUT}		7	V
I _{AUX}	Load current at V _{AUX}						1	mA
UVLO	Under voltage lockout threshold		V _{IN} voltage decreasing		1.8	1.9	2.2	V
	UVLO hysteresis					300		mV
V _{IL}	EN, PS/SYNC input low voltage						0.4	V
V _{IH}	EN, PS/SYNC input high voltage				1.2			V
	EN, PS/SYNC input current		Clamped on GND or V _{IN}			0.01	0.2	μA
	PG output low voltage		V _{OUT} = 5V, I _{PGL} = 10 μA			0.04	0.4	V
	PG output leakage current					0.01	0.1	μA
	Output overvoltage protection				12		16	V
	Overtemperature protection					140		°C
	Overtemperature hysteresis					20		°C




- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) Enhanced plastic product disclaimer applies.

Figure 1. TPS63060-EP Operating Life Derating Chart

PIN ASSIGNMENTS


**DSC PACKAGE
(TOP VIEW)**



Pin Functions

PIN NAME	NO.	I/O	DESCRIPTION
EN	3	I	Enable input. (1 enabled, 0 disabled)
FB	8	I	Voltage feedback of adjustable versions, must be connected to VOUT on fixed output voltage versions
GND	7		Control / logic ground
L1	1	I	Connection for Inductor
L2	10	I	Connection for Inductor
PS/SYNC	4	I	Enable / disable power save mode (1 disabled, 0 enabled, clock signal for synchronization)
PG	5	O	Output power good (1 good, 0 failure; open drain)
PGND	PowerPAD™		Power ground
VIN	2	I	Supply voltage for power stage
VOUT	9	O	Buck-boost converter output
VAUX	6		Connection for Capacitor
PowerPAD™			Must be soldered to achieve appropriate power dissipation. Must be connected to PGND.

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS




Figure 2.




Figure 3.




Figure 4.




Figure 5.

TYPICAL CHARACTERISTICS (continued)




Figure 6.




Figure 7.




Figure 8.








Figure 9.

TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)

STARTUP AFTER ENABLE




Figure 14.

STARTUP AFTER ENABLE




Figure 15.




Figure 16.




Figure 17.

PARAMETER MEASUREMENT INFORMATION




Table 1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
	TPS63060	Texas Instruments
L1	1µH, 3 mm x 3 mm x 1.5 mm	Coilcraft , XFL4020-102
C1	2 x 10 µF 16V, 0805, X5R ceramic	Taiyo Yuden, EMK212BJ
C2	3 x 22 µF 16V, 0805, X5R ceramic	Taiyo Yuden, LMK212BJ
C3	0.1 µF, X5R ceramic	
C4	10pF, ceramic	
R1, R2	Depending on the output voltage: R1=0, C4 and R2 n.a.	

DETAILED DESCRIPTION

DETAILED DESCRIPTION

The controller circuit of the device is based on an average current mode topology. The controller also uses input and output voltage feedforward. Changes of input and output voltage are monitored and immediately can change the duty cycle in the modulator to achieve a fast response to those errors. The voltage error amplifier gets its feedback input from the FB pin. At adjustable output voltages, a resistive voltage divider must be connected to that pin. At fixed output voltages, FB must be connected to the output voltage to directly sense the voltage. Fixed output voltage versions use a trimmed internal resistive divider. The feedback voltage will be compared with the internal reference voltage to generate a stable and accurate output voltage.

The device uses 4 internal N-channel MOSFETs to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output power range. To avoid ground shift problems due to the high currents in the switches, two separate ground pins GND and PGND are used. The reference for all control functions is the GND pin. The power switches are connected to PGND. Both grounds must be connected on the PCB at only one point, ideally, close to the GND pin. Due to the 4-switch topology, the load is always disconnected from the input during shutdown of the converter. To protect the device from overheating an internal temperature sensor is implemented.

Buck-Boost Operation

To regulate the output voltage at all possible input voltage conditions, the device automatically switches from buck operation to boost operation and back as required. It always uses one active switch, one rectifying switch, one switch permanently on, and one switch permanently off. Therefore, it operates as a step down converter (buck) when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. There is no mode of operation in which all 4 switches are permanently switching. Controlling the switches this way allows the converter to maintain high efficiency at the most important point of operation, when the input voltage is close to the output voltage. The RMS current through the switches and the inductor is kept at a minimum, to minimize switching and conduction losses.

Control Loop Description

The average inductor current is regulated by a fast current regulator loop which is controlled by a voltage control loop. [Figure 18](#) shows the control loop.

The non inverting input of the transconductance amplifier G_{mc} can be assumed to be constant. The output of G_{mv} defines the average inductor current. The current through resistor R_S , which represents the actual inductor current, is compared to the desired value and the difference, or current error, is amplified and compared to the sawtooth ramp of either the Buck or the Boost.

The Buck-Boost Overlap Control™ makes sure that the classical buck-boost function, which would cause two switches to be on every half a cycle, is avoided. Thanks to this block whenever all switches becomes active during one clock cycle, the two ramps are shifted away from each other. However, when there is no switching activities because there is a gap between the ramps, the ramps are moved closer together. As a result the number of classical buck-boost cycles or no switching is reduced to a minimum and high efficiency values are achieved.

Slope compensation is not required to avoid subharmonic oscillation which are otherwise observed when working with peak current mode control with $D > 0.5$.

Nevertheless the amplified inductor current downslope at one input of the PWM comparator must not exceed the oscillator ramp slope at the other comparator input. This purpose is reached limiting the gain of the current amplifier.




Figure 18. Average Current Mode Control

Power-save mode and synchronization

The PS/SYNC pin can be used to select different operation modes. Power Save Mode is used to improve efficiency at light load. To enable Power-Save, PS/SYNC must be set low. If PS/SYNC is set low then Power Save Mode is entered when the average inductor current gets lower than about 100mA. At this point the converter operates with reduced switching frequency and with a minimum quiescent current to maintain high efficiency.

During the Power Save Mode, the output voltage is monitored with a comparator by the threshold comp low and comp high. When the device enters Power Save Mode, the converter stops operating and the output voltage drops. The slope of the output voltage depends on the load and the value of output capacitance. As the output voltage falls below the comp low threshold set to 2.5% typical above Vout, the device ramps up the output voltage again, by starting operation using a programmed average inductor current higher than required by the current load condition. Operation can last for one or several pulses. The converter continues these pulses until the comp high threshold, set to typically 3.5% above Vout nominal, is reached and the average inductor current gets lower than about 100mA. When the load increases above the minimum forced inductor current of about 100mA, the device will automatically switch to PWM mode.

The Power Save Mode can be disabled by programming the PS/SYNC high. Connecting a clock signal at PS/SYNC forces the device to synchronize to the connected clock frequency.

Synchronization is done by a PLL to lower and higher frequencies compared to the internal clock. The PLL can also tolerate missing clock pulses without the converter malfunctioning. The PS/SYNC input supports standard logic thresholds.




Figure 19. Power-Save Mode Thresholds and Dynamic Voltage Positioning

Dynamic voltage positioning

As detailed in Figure 19, the output voltage is typically 3% above the nominal output voltage at light load currents, as the device is in Power Save Mode. This gives additional headroom for the voltage drop during a load transient from light load to full load. This allows the converter to operate with a small output capacitor and still have a low absolute voltage drop during heavy load transient changes. See Figure 19 for detailed operation of the Power Save Mode

Dynamic Current limit

In order to keep the output voltage regulated when the power source becomes weaker the device has implemented a dynamic current limit function. The maximum current allowed through the switch depends on the voltage applied at the input terminal of the TPS6306X. The curve in Figure 20 shows this dependency, and the I_{SW} versus V_{IN} . The dynamic current limit has its lowest value when reaching the minimum recommended supply voltage at V_{IN} .

Given the I_{SW} value from Figure 20, is then possible to calculate the output current reached in boost mode using Equation 1 and Equation 2 and in buck mode using Equation 3 and Equation 4.

$$\text{Duty Cycle Boost} \quad D = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \quad (1)$$

$$\text{Maximum Output Current Boost} \quad I_{OUT} = \eta \times I_{SW} \times (1 - D) \quad (2)$$

$$\text{Duty Cycle Buck} \quad D = \frac{V_{OUT}}{V_{IN}} \quad (3)$$

$$\text{Maximum Output Current Buck} \quad I_{OUT} = I_{SW} \quad (4)$$

With,

η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)

f = Converter switching frequency (typical 2.4 MHz)

L = Selected inductor value

If the die temperature increases above the recommended maximum temperature, the dynamic current limit becomes active. The current limit is reduced with temperature increasing.




Figure 20. Average Inductance Current versus Input Voltage

Device Enable

The device is put into operation when EN is set high. It is put into a shutdown mode when EN is set to GND. In shutdown mode, the regulator stops switching, all internal control circuitry is switched off, and the load is disconnected from the input. This means that the output voltage can drop below the input voltage during shutdown. During start-up of the converter, the duty cycle and the peak current are limited in order to avoid high peak currents flowing from the input.

Power Good

The device has a built in power good function to indicate whether the output voltage is regulated properly. As soon as the average inductor current gets limited to a value below the current the voltage regulator demands for maintaining the output voltage the power good output gets low impedance. The output is open drain, so its logic function can be adjusted to any voltage level the connected logic is using, by connecting a pull up resistor to the supply voltage of the logic. By monitoring the status of the current control loop, the power good output provides the earliest indication possible for an output voltage break down and leaves the connected application a maximum time to safely react.

Softstart and Short Circuit Protection

After being enabled, the device starts operating. The average current limit ramps up from an initial 400mA following the output voltage increasing. At an output voltage of about 1.2V, the current limit is at its nominal value. If the output voltage does not increase, the current limit will not increase. There is no timer implemented. Thus, the output voltage overshoot at startup, as well as the inrush current, is kept at a minimum. The device ramps up the output voltage in a controlled manner even if a large capacitor is connected at the output. When the output voltage does not increase above 1.2V, the device assumes a short circuit at the output, and keeps the current limit low to protect itself and the application. At a short on the output during operation, the current limit is also kept under 2A typically (minimum average inductance current).

Overvoltage Protection

If, for any reason, the output voltage is not fed back properly to the input of the voltage amplifier, control of the output voltage will not work anymore. Therefore, overvoltage protection is implemented to avoid the output voltage exceeding critical values for the device and possibly for the system it is supplying. The implemented overvoltage protection circuit monitors the output voltage internally as well. If it reaches the overvoltage threshold, the voltage amplifier regulates the output voltage to this value.

Undervoltage Lockout

An undervoltage lockout function prevents device start-up if the supply voltage on VIN is lower than approximately its threshold (see the [Electrical Characteristics](#) table). When in operation, the device automatically enters the shutdown mode if the voltage on VIN drops below the undervoltage lockout threshold. The device automatically restarts if the input voltage recovers to the minimum operating input voltage.

Overtemperature Protection

The device has a built-in temperature sensor which monitors the internal IC temperature. If the temperature exceeds the programmed threshold (see the [Electrical Characteristics](#) table) the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at IC temperatures at the overtemperature threshold.

APPLICATION INFORMATION

DESIGN PROCEDURE

The TPS6306x series of buck-boost converter has internal loop compensation. Therefore, the external L-C filter has to be selected to work with the internal compensation. When selecting the output filter a low limit for the inductor value exists to avoid subharmonic oscillation which could be caused by a far too fast ramp up of the amplified inductor current. For the TPS6306x series, the minimum inductor value should be kept at 1μH. Selecting a larger output capacitor value is less critical because the corner frequency moves to lower frequencies. To simplify this process, [Table 2](#) outlines possible inductor and capacitor value combinations.

Table 2. Output Filter Selection (Average Inductance current up to 2A)

INDUCTOR VALUE [μH] ⁽¹⁾	OUTPUT CAPACITOR VALUE [μF] ⁽²⁾		
	44	66	100
1.0	√	√ ⁽³⁾	√
1.5	√	√	√

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and –30%.
 (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and –50%.
 (3) Typical application. Other check mark indicates recommended filter combinations

Inductor Selection

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high-switching frequencies the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, with the chosen inductance value, the peak current for the inductor in steady state operation can be calculated. [Equation 1](#) and [Equation 5](#) show how to calculate the peak current I_{PEAK}. Only the equation which defines the switch current in boost mode is reported because this is providing the highest value of current and represents the critical current value for selecting the right inductor.

$$I_{PEAK} = \frac{I_{out}}{\eta \times (1 - D)} + \frac{V_{in} \times D}{2 \times f \times L} \quad (5)$$

With,

D = Duty Cycle in Boost mode

f = Converter switching frequency (typical 2.4 MHz)

L = Selected inductor value

η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an assumption)

Note: The calculation must be done for the minimum input voltage which is possible to have in boost mode

Consideration must be given to the load transients and error conditions that can cause higher inductor currents. This must be taken into consideration when selecting an appropriate inductor. See [Table 3](#) for typical inductors.

The size of the inductor can also affect the stability of the feedback loop. In particular the boost transfer function exhibits a right half-plane zero, whose frequency is inverse proportional to the inductor value and the load current. This means higher is the value of inductance and load current more possibilities has the right half plane zero to be moved at lower frequency. This could degrade the phase margin of the feedback loop. It is recommended to choose the inductor's value in order to have the frequency of the right half plane zero >400kHz. The frequency of the RHPZ can be calculated using [Equation 6](#).

$$f_{RHPZ} = \frac{(1 - D)^2 \times V_{out}}{2\pi \times I_{out} \times L} \quad (6)$$

With,

D =Duty Cycle in Boost mode

Note: The calculation must be done for the minimum input voltage which is possible to have in boost mode

Table 3. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	Isat/DCR
1 μ H	Coilcraft XFL4020-102	4 x 4 x 2.1	5.1A/10.8 m Ω
1 μ H	TOKO DEM2815 1226AS-H-1R0N	3 x 3.2 x 1.5	2.7A/27 m Ω
1.5 μ H	Coilcraft XFL4020-152	4 x 4 x 2.1	4.4A/ 14.40m Ω

Capacitor selection

Input Capacitor

At least a 20 μ F input capacitor is recommended to improve transient behavior of the regulator and EMI behavior of the total power supply circuit. A ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended.

Output Capacitor

For the output capacitor, use of a small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC is recommended. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, use a smaller ceramic capacitor in parallel to the large capacitor. The small capacitor should be placed as close as possible to the VOUT and PGND pins of the IC. The recommended typical output capacitor value is 66 μ F with a variance as outlined in [Table 2](#).

There is also no upper limit for the output capacitance value. Larger capacitors will cause lower output voltage ripple as well as lower output voltage drop during load transients.

When choosing input and output capacitors, it needs to be kept in mind, that the value of capacitance experiences significant losses from their rated value depending on the operating temperature and the operating DC voltage. It's not uncommon for a small surface mount ceramic capacitor to lose 50% and more of it's rated capacitance. For this reason, it is important to use a larger value of capacitance or a capacitor with higher voltage rating in order to ensure the required capacitance at the full operating voltage.

Bypass Capacitor

To make sure that the internal control circuits are supplied with a stable low noise supply voltage, a capacitor is connected between VAUX and GND. Using a ceramic capacitor with a value of 0.1 μ F is recommended. The capacitor needs to be placed close to the VAUX pin. The value of this capacitor should not be higher than 0.22 μ F.

Setting the Output Voltage

When the adjustable output voltage version TPS63060 is used, the output voltage is set by the external resistor divider. The resistor divider must be connected between VOUT, FB and GND. When the output voltage is regulated properly, the typical value of the voltage at the FB pin is 500mV. The maximum recommended value for the output voltage is 8V. The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is 0.01 μ A, and the voltage across the resistor between FB and GND, R_2 , is typically 500 mV. Based on these two values, the recommended value for R_2 should be lower than 500k Ω , in order to set the divider current at 3 μ A or higher. It is recommended to keep the value for this resistor in the range of 200k Ω . From that, the value of the resistor connected between VOUT and FB, R_1 , depending on the needed output voltage (V_{OUT}), can be calculated using [Equation 7](#):

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (7)$$

A small capacitor $C4=10$ pF, in parallel with R_2 needs to be placed when using the Power Save Mode and the adjustable version, to provide filtering and improve the efficiency at light load.

LAYOUT CONSIDERATIONS

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed as close as possible to the control ground pin of the IC. To lay out the control ground, short traces are recommended as well, separation from the power ground traces. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current.




THERMAL INFORMATION

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Improving the thermal coupling of the component to the PCB by soldering the PowerPAD™
- Introducing airflow in the system

For more details on how to use the thermal parameters in the dissipation ratings table please check the [Thermal Characteristics Application Note \(SZZA017\)](#) and the [IC Package Thermal Metrics Application Note \(SPRA953\)](#).

TYPICAL APPLICATION**Figure 21. 5V and 500mA from 1 or 2 cell Li-Ion****Figure 22. 5V and 1A from Input Voltage up to 12V****Figure 23. 8V and 1.3A from 2 cell Li-Ion**

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS63060MDSCTEP	Active	Production	WSON (DSC) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	SLL
V62/14602-01XE	Active	Production	WSON (DSC) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	SLL

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS63060-EP :

- Catalog : [TPS63060](#)

NOTE: Qualified Version Definitions:


- Catalog - TI's standard catalog product

GENERIC PACKAGE VIEW

DSC 10

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207383/F

DSC (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



4207383/E 01/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

THERMAL PAD MECHANICAL DATA

DSC (S-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4210391-5/Q 08/15

NOTE: A. All linear dimensions are in millimeters

DSC (S-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月