



TPS6273x 用于超低功率无线应用且具有旁路模式的降压转换器 转换器

1 特性

- 输入电压范围 (V_{IN}): 1.9V 至 3.9V
- 超低功耗旁路模式下的电流典型值为 30nA
- DC-DC 静态电流典型值为 25 μ A
- 内部反馈分压器断开
- V_{IN} 和 V_{OUT} 之间的旁路开关电阻典型值为 2.1 Ω
- 自动从 DC-DC 切换到旁路模式
- 高达 3MHz 的开关频率
- DC-DC 效率高达 95%
- 开漏状态输出 STAT
- 峰值输出电流高达 100mA
- 固定输出电压: 1.9V、2.05V、2.1V 和 2.3V
- 小型外部输出滤波组件 (2.2 μ H 电感 + 2.2 μ F 电容)
- 针对低输出纹波电压进行了优化
- 小型 $1 \times 1.5 \times 0.6\text{mm}^3$ USON 封装
- 12mm² 最小分辨率尺寸

2 应用

- CC2540 Bluetooth™ 低能耗片上系统解决方案
- 低功耗无线 应用
- RF4CE, 计量

3 说明

TPS62730 是一款适用于低功耗无线应用的高频同步降压 DC-DC 转换器。此器件已经过优化, 可为 TI 的低于 1GHz 和 2.4GHz 的低功耗无线 RF 收发器及片上系统 (SoC) 解决方案供电。TPS62730 通过高效的降压转换来降低 TX 和 RX 模式下的电池供电电流耗。此器件可提供高达 100mA 输出电流, 允许使用低成本的微型片式电感和电容。此器件的输入电压范围为 1.9V 至 3.9V, 支持多种锂化合物电池 (例如, Li-SOCl₂、Li-SO₂、Li-MnO₂) 和双节碱性电池。


TPS62730 特有 超低功耗旁路模式 (典型流耗为 30nA), 支持 TI 的 CC2540 Bluetooth 低能耗和 CC430 SoC 解决方案的休眠和低功耗模式。在这种旁路模式下, DC-DC 转换器的输出电容通过典型值为 2.1 Ω 的集成式旁路开关连接到电池。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
TPS62730	USON (6)	1.45mm x 1.00mm
TPS62732		
TPS62733		

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

典型应用



使用 TPS62730 降低电池电流



目录

1	特性	1	9.3	Feature Description	8
2	应用	1	9.4	Device Functional Modes	10
3	说明	1	10	Application and Implementation	11
4	修订历史记录	2	10.1	Application Information	11
5	说明 (续)	3	10.2	Typical Application	11
6	Device Comparison Table	3	10.3	System Examples	18
7	Pin Configuration and Functions	3	11	Power Supply Recommendations	19
8	Specifications	4	12	Layout	19
8.1	Absolute Maximum Ratings	4	12.1	Layout Guidelines	19
8.2	ESD Ratings	4	12.2	Layout Example	19
8.3	Recommended Operating Conditions	4	13	器件和文档支持	20
8.4	Thermal Information	4	13.1	器件支持	20
8.5	Electrical Characteristics	5	13.2	相关链接	20
8.6	Typical Characteristics	7	13.3	商标	20
9	Detailed Description	8	13.4	静电放电警告	20
9.1	Overview	8	13.5	术语表	20
9.2	Functional Block Diagram	8	14	机械、封装和可订购信息	20

4 修订历史记录

Changes from Revision C (December 2012) to Revision D

Page

- 已添加 引脚配置和功能部分, ESD 额定值表, 特性 描述 部分, 器件功能模式, 应用和 实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分 **1**

5 说明（续）

在 DC-DC 工作模式下，器件可为系统提供固定输出电压。TPS62730 的开关频率高达 3MHz，搭配 2.2uF 小型输出电容使用时，特有低输出纹波电压和低噪声。该器件可在 DC-DC 工作模式期间自动切换至旁路模式，这样可防止 DC-DC 转换器运行占空比接近 100% 时造成输出纹波电压和噪声增大。一旦电池电压低于切换阈值 $V_{IT\ BYP}$ ，此器件便会自动进入旁路模式。TPS62730 采用 $1 \times 1.5\text{mm}^2$ 6 引脚 USON 封装。


6 Device Comparison Table

T_A	PART NUMBER	OUTPUT VOLTAGE [V]	AUTOMATIC BYPASS MODE TRANSITION THRESHOLDS $V_{IT\ BYP}$		
			$V_{IT\ BYP}$ [V] RISING V_{IN}	$V_{IT\ BYP}$ [V] FALLING V_{IN}	$V_{IT\ BYP}$ [mV] HYSTERESIS
–40°C to 85°C	TPS62730	2.10	2.25	2.20	50
	TPS62731 ⁽¹⁾	2.05	2.2	2.15	50
	TPS62732	1.90	2.10	2.05	50
	TPS62733	2.3	2.48	2.41	70
	TPS62734 ⁽¹⁾	2.10	2.28	2.23	50
	TPS62735 ⁽¹⁾	2.10	2.33	2.23	100

(1) Device status is product preview. Contact TI for more details / samples.

7 Pin Configuration and Functions

**DRY Package
6 Pins
Top View**



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO		
VIN	3	PWR	V_{IN} power supply pin. Connect this pin close to the VIN terminal of the input capacitor. A ceramic capacitor of 2.2 μF is required.
GND	4	PWR	GND supply pin. Connect this pin close to the GND terminal of the input and output capacitor.
ON/BYP	5	IN	This is the mode selection pin of the device. Pulling this pin to low forces the device into ultra low-power bypass mode. The output of the DC-DC converter is connected to VIN through an internal bypass switch. Pulling this pin to high enables the DC-DC converter operation. This pin must be terminated and is controlled by the system.
SW	2	OUT	This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this terminal.
VOUT	6	IN	Feedback Pin for the internal feedback divider network and regulation loop. The internal bypass switch is connected between this pin and VIN. Connect this pin directly to the output capacitor with short trace.
STAT	1	OUT	This is the open-drain status output with active low level. An internal comparator drives this output. The pin is high impedance with ON/BYP = low. With ON/BYP set to high the device and the internal VOUT comparator becomes active. The active low STAT pin indicates if the DC-DC regulator is settled and the output voltage above the V_{TSTAT} threshold. If not used, this pin can be left open.

8 Specifications

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage ⁽²⁾	VIN, SW, VOUT	–0.3	4.2	V
	ON/BYP, STAT	–0.3	$V_{IN} + 0.3 \leq 4.2$	V
Operating junction temperature, T _J		–40	125	°C
Storage temperature, T _{stg}		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground pin.

8.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	
	Machine model (MM), all pins	±150	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

8.3 Recommended Operating Conditions

Operating ambient temperature T_A = –40 to 85°C (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage V _{IN}	1.9		3.9	V
Effective inductance	1.5	2.2	3	μH
Effective output capacitance connected to V _{OUT}	1.0		10	μF
Operating junction temperature range, T _J	–40		125	°C
T _A Operating free air temperature range	–40		85	°C

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS6273x	UNIT
		DRY	
		6 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	293.8	°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance	165.1	
θ _{JB}	Junction-to-board thermal resistance	160.8	
ψ _{JT}	Junction-to-top characterization parameter	27.3	
ψ _{JB}	Junction-to-board characterization parameter	159.6	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	65.8	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

8.5 Electrical Characteristics

$V_{IN} = 3.0\text{ V}$, $V_{OUT} = 2.1\text{ V}$, $ON/BYP = V_{IN}$, $T_A = -40^{\circ}\text{C}$ to 85°C typical values are at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted), $C_{IN} = 2.2\text{ }\mu\text{F}$, $L = 2.2\text{ }\mu\text{H}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
SUPPLY									
V _{IN}	Input voltage range				1.9	3.9	V		
I _Q	Operating quiescent current		ON/BYP = high, I _{OUT} = 0mA. V _{IN} = 3 V device not switching		25	40	μA		
			I _{OUT} = 0 mA. device switching, V _{IN} = 3.0 V, V _{OUT} = 2.1 V		34				
			ON/BYP = high, Bypass switch active, V _{IN} = V _{OUT} = 2.1 V		23				
I _{SD}	Shutdown current, Bypass Switch Activated ⁽¹⁾		ON/BYP = GND, leakage current into V _{IN}		30	550	nA		
			ON/BYP = GND, leakage current into V _{IN} , T _A = 60°C		110				
ON/BYP									
V _{IH TH}	Threshold for detecting high ON/BYP		1.9 V ≤ V _{IN} ≤ 3.9 V , rising edge		0.8	1	V		
V _{IL TH}	Threshold for detecting low ON/BYP		1.9 V ≤ V _{IN} ≤ 3.9 V , falling edge		0.4	0.6	V		
I _{IN}	Input bias Current				0	50	nA		
POWER SWITCH									
R _{DS(ON)}	High side MOSFET on-resistance		V _{IN} = 3.0 V		600		mΩ		
	Low Side MOSFET on-resistance				350				
I _{LIMF}	Forward current limit MOSFET high side		V _{IN} = 3.0 V, open loop		410		mA		
	Forward current limit MOSFET low side				410		mA		
BYPASS SWITCH									
R _{DS(ON)}	Bypass Switch on-resistance		V _{IN} = 2.1 V, I _{OUT} = 20 mA, T _J max = 85°C		2.9	3.8	Ω		
			V _{IN} = 3 V		2.1				
V _{IT BYP}	Automatic Bypass Switch Transition Threshold (Activation / Deactivation)	ON/BYP = high	TPS62730 (2.1 V)	ON / falling V _{IN}	2.14	2.20	2.3	V	
				OFF/ rising V _{IN}	2.19	2.25	2.35		
			TPS62731 (2.05 V)	ON / falling V _{IN}	2.15				
				OFF / rising V _{IN}	2.20				
			TPS62732 (1.9 V)	ON / falling V _{IN}	2.05				
				OFF / rising V _{IN}	2.10				
			TPS62733 (2.3 V)	ON / falling V _{IN}	2.41				
				OFF/ rising V _{IN}	2.48				
			TPS62734 (2.1 V)	ON / falling V _{IN}	2.23				
				OFF / rising V _{IN}	2.28				
			TPS62735 (2.3 V)	ON / falling V _{IN}	2.23				
				OFF / rising V _{IN}	2.33				

(1) Shutdown current into VIN pin, includes internal leakage

Electrical Characteristics (continued)

$V_{IN} = 3.0\text{ V}$, $V_{OUT} = 2.1\text{ V}$, $ON/BYP = V_{IN}$, $T_A = -40^\circ\text{C}$ to 85°C typical values are at $T_A = 25^\circ\text{C}$ (unless otherwise noted), $C_{IN} = 2.2\text{ }\mu\text{F}$, $L = 2.2\text{ }\mu\text{H}$, $C_{OUT} = 2.2\text{ }\mu\text{F}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
STAT STATUS OUTPUT (OPEN DRAIN)							
V _{TSTAT}	Threshold level for STAT OUTPUT in % from V _{OUT}	ON/BYP = high and regulator is ready, V _{IN} falling		95%			
		ON/BYP = high and regulator is ready, V _{IN} rising ⁽²⁾		98%			
V _{OL}	Output Low Voltage	Current into STAT pin I = 500 μA, V _{IN} = 2.3 V				0.4	V
V _{OH}	Output High Voltage	Open drain output, external pull up resistor				V _{IN}	
I _{LKG}	Leakage into STAT pin	ON/BYP = GND, V _{IN} = V _{OUT} = 3 V		0		50	nA
REGULATOR							
t _{ONmin}	Minimum ON time	V _{IN} = 3.0 V, V _{OUT} = 2.1 V, I _{OUT} = 0 mA		180		ns	
t _{OFFmin}	Minimum OFF time	V _{IN} = 2.3 V		50		ns	
t _{start}	Regulator start up time from transition ON/BYP = high to STAT = low	V _{IN} = 3.0 V, V _{OUT} = 3.0 V		50		μs	
OUTPUT							
V _{REF}	Internal Reference Voltage			0.70		V	
V _{VOUT}	VOUT Feedback Voltage Comparator Threshold Accuracy	V _{IN} = 3.0 V	T _A = 25°C	-1.5%	0%	1.5%	
			T _A = -40°C to 85°C	-2.5%	0%	2.5%	
	DC output voltage load regulation	I _{OUT} = 1 mA to 50 mA V _{IN} = 3.0 V, V _{OUT} = 2.1 V		-0.01		%mA	
	DC output voltage line regulation	I _{OUT} = 20 mA, 2.4 V ≤ V _{IN} ≤ 3.9 V		0.01		%V	
I _{LK_SW}	Leakage current into SW pin	V _{IN} = V _{OUT} = V _{SW} = 3.0 V, ON/Byp= GND ⁽³⁾		0.0		100	nA

- (2) The STAT output comparator is enabled once the rising input voltage exceeds the minimum input voltage V_{IN} min of 1.9 V. In case of the 1.9 V output voltage option, the STAT output is active once the rising input voltage V_{IN} exceeds 1.9 V.
- (3) The internal resistor divider network is disconnected from VOUT pin.

8.6 Typical Characteristics




Figure 1. Shutdown Current Bypass Mode vs Input Voltage




Figure 2. Operating Quiescent Current vs Input Voltage




Figure 3. $r_{DS(ON)}$ Bypass vs Input Voltage




Figure 4. $r_{DS(ON)}$ PMOS vs Input Voltage





Figure 5. $r_{DS(ON)}$ NMOS vs Input Voltage

9 Detailed Description

9.1 Overview

The TPS62730 combines a synchronous buck converter for high efficient voltage conversion and an integrated ultra low power bypass switch to support low power modes of modern micro controllers and RF ICs.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 DCS-Control™

The TPS62730 includes TI's DCS-Control, an advanced regulation topology, that combines the advantages of hysteretic and voltage mode control architectures. While a comparator stage provides excellent load transient response, an additional voltage feedback loop ensures high DC accuracy as well. The DCS-Control enables switch frequencies up to 3 MHz, excellent transient and AC load regulation as well as operation with small and cost-competitive external components. The TPS6273x devices offer fixed output voltage options featuring smallest solution size by using only three external components. Furthermore this step-down converter provides excellent low output voltage ripple over the entire load range which makes this part ideal for RF applications. In the ultra low-power bypass mode, the output of the device V_{OUT} is directly connected to the input V_{IN} through the internal bypass switch. In this mode, the buck converter is shut down and consumes only 30 nA typical input current. Once the device is turned from ultra low-power bypass mode into buck converter operation for an RF transmission, all the internal circuits of the regulator are activated within a start up time t_{start} of typical 50 μs . During this time the bypass switch is still turned on and maintains the output V_{OUT} connected to the input V_{IN} . Once the DC-DC converter is settled and ready to operate, the internal bypass switch is turned off and the system is supplied by the output capacitor and the other decoupling capacitors. The buck converter kicks in once the capacitors connected to V_{OUT} are discharged to the level of the nominal buck converter output voltage. Once the output voltage falls below the threshold of the internal error comparator, a switch pulse is initiated, and the high side switch of the DC-DC converter is turned on. The high-side switch remains turned on until a minimum on time of t_{ONmin} expires and the output voltage trips the threshold of the error comparator or the inductor current reaches the high side switch current limit. Once the high side switch turns off, the low side switch

Feature Description (continued)

rectifier is turned on and the inductor current ramps down until the high side switch turns on again or the inductor current reaches zero. The converter operates in the PFM (pulse frequency modulation) mode during light loads, which maintains high efficiency over a wide load current range. In PFM mode, the device starts to skip switch pulses and generates only single pulses with the on time t_{ONmin} . The PFM mode of TPS62730 is optimized for low output ripple voltage if small external components are used.

The on time t_{ONmin} can be estimated to:

$$t_{ONmin} = \frac{V_{OUT}}{V_{IN}} \times 260 \text{ ns}$$

where

- t_{ONmin} : High side switch on time [ns]
- V_{IN} : Input voltage [V]
- V_{OUT} : Output voltage [V]
-

(1)

Therefore, the peak inductor current in PFM mode is approximately:

$$I_{LPMFpeak} = \frac{(V_{IN} - V_{OUT})}{L} \times t_{ONmin}$$

where

- V_{IN} : Input voltage [V]
- V_{OUT} : Output voltage [V]
- L : Inductance [μ H]
- $I_{LPMFpeak}$: PFM inductor peak current [mA]

(2)



9.3.2 ON/BYP Mode Selection

The DC-DC converter is activated when ON/BYP is set high. For proper operation, the ON/BYP pin must be terminated and may not be left floating. This pin is controlled by the RF transceiver or micro controller for proper mode selection. Pulling the ON/BYP pin low activates the ultra low-power bypass mode with typical 30-nA current consumption. In this mode, the internal bypass switch is turned on and the output of the DC-DC converter is connected to the battery VIN. All other circuits like the entire internal-control circuitry, the High Side and Low Side MOSFETs of the DC-DC output stage are turned off as well the internal resistor feedback divider is disconnected. The ON/BYP must be controlled by a microcontroller for proper mode selection. In case of CC2540, connect this to the power down signal which is output on one of the P1.x ports (see CC2540 user guide).

9.3.3 STAT Open-Drain Output

The STAT output is active when the device is enabled (EN/BYP = high) and indicates the status of the output voltage. The STAT output is an open-drain output with active low level and needs an external pullup resistor to indicate a high level. It is driven by an internal comparator which monitors the output voltage V_{OUT} . The STAT pin is tied to low level, if the output voltage V_{OUT} is considered as valid and exceeding the threshold V_{TSTAT} (95% of V_{OUT} for falling V_{IN} and 98% of V_{OUT} for rising V_{IN}). The pin is high impedance with the ON/BYP pin set to low level or V_{OUT} is below the V_{TSTAT} threshold. If not used, the STAT pin can be left open. See [Figure 6](#) and [Figure 7](#).

Feature Description (continued)



9.4 Device Functional Modes

9.4.1 Start-Up

Once the device is supplied with a battery voltage, the bypass switch is activated. If the ON/BYP pin is set to high, the device operates in bypass mode until the DC-DC converter has settled and can kick in. During start-up, high peak currents can flow over the bypass switch to charge up the output capacitor and the additional decoupling capacitors in the system.

9.4.2 Automatic Transition from DC-DC to Bypass Operation

With the ON/BYP pin set to high, the TPS62730 is active and features an automatic transition between DC-DC and bypass mode to reduce the output ripple voltage to zero. Once the input voltage comes close to the output voltage of the DC-DC converter, the DC-DC converter operates close to 100% duty cycle operation. At this operating condition, the switch frequency would start to drop and would lead to increased output ripple voltage. The internal bypass switch is turned on once the battery voltage at VIN trips the Automatic Bypass Transition Threshold V_{IT_BYP} for falling VIN. The DC-DC regulator is turned off and therefore it generates no output ripple voltage. Due to the output is connected through the bypass switch to the input, the output voltage follows the input voltage minus the voltage drop across the internal bypass switch. In this mode the current consumption of the DC-DC converter is reduced to typically 23 μA . Once the input voltage increases and trips the bypass deactivation threshold V_{IT_BYP} for rising VIN, the DC-DC regulator turns on and the bypass switch is turned off. See [Figure 7](#) and [Figure 24](#).

9.4.3 Internal Current Limit

The TPS62730 integrates a High Side and Low Side MOSFET current limit to protect the device against heavy load or short circuit when the DC-DC converter is active. The current in the switches is monitored by current limit comparators. When the current in the High Side MOSFET reaches its current limit, the High Side MOSFET is turned off and the Low Side MOSFET is turned on to ramp down the current in the inductor. The High Side MOSFET switch can only turn on again, once the current in the Low Side MOSFET switch has fallen below the threshold of its current limit comparator. The bypass switch does not feature a current limit to support lowest current consumption.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS62730 is a high-frequency synchronous step down DC-DC converter optimized for ultra low-power wireless applications. The device is optimized to supply TI's Low-Power Wireless sub 1-GHz and 2.4-GHz RF transceivers and system-on-chip (SoC) solutions.

10.2 Typical Application




Figure 8. Typical Application

10.2.1 Design Requirements

The TPS6273x is a highly integrated DC-DC converter. The output voltage is internally fixed and does not require and external feedback divider network. For proper operation only a input- and output capacitor and an inductor is required. Table 1 shows the components used for the application characteristic curves.

Table 1. List of Components

REFERENCE	DESCRIPTION	VALUE	MANUFACTURER	DIMENSIONS
TPS62730	Step-down converter with bypass mode		Texas Instruments	1.5 x 1.0 x 0.55 mm
CIN, COUT	Ceramic capacitor 0402 X5R 6.3V GRM155R60J225	2.2 µF	Murata	1.0 x 0.5 x 0.5 mm
L	Inductor MIPSZ2012 2R2	2.2 µH	FDK	2.0 x 1.2 x 1.0 mm

10.2.2 Detailed Design Procedure

10.2.2.1 Output Filter Design (Inductor and Output Capacitor)

The TPS62730 is optimized to operate with effective inductance values in the range of 1.5 µH to 3 µH and with effective output capacitance in the range of 1.0 µF to 10 µF. The internal compensation is optimized to operate with an output filter of L = 2.2 µH and C_{OUT} = 2.2 µF, which gives and LC output filter corner frequency of:

$$f_c = \frac{1}{2 \times \pi \times \sqrt{(2.2\mu H \times 2.2\mu F)}} = 72kHz \quad (3)$$

10.2.2.2 Inductor Selection

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor must be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} . Equation 4 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 5.

$$\Delta I_L = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f}$$

where

- f = Switching Frequency
- L = Inductor Value
- ΔI_L = Peak-to-Peak inductor ripple current

(4)

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2}$$

where

- ΔI_L = Peak-to-Peak inductor ripple current
- I_{Lmax} = Maximum Inductor current

(5)

In high-frequency converter applications, the efficiency is essentially affected by the inductor AC resistance (that is, quality factor) and to a smaller extent by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance, R_{DC} , and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS62730 converters.

Table 2. List of Inductors

INDUCTANCE [μ H]	DIMENSIONS [mm3]	INDUCTOR TYPE	SUPPLIER
2.2	2.0 × 1.2 × 1.0	LQM21PN2R2NGC	Murata
2.2	2.0 × 1.2 × 1.0	MIPSZ2012	FDK

10.2.2.3 DC-DC Output Capacitor Selection

The DCS-Control scheme of the TPS62730 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies. At light load currents the converter operate in power save mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current.

10.2.2.4 Additional Decoupling Capacitors

In addition to the output capacitor there are further decoupling capacitors connected to the output of the TPS62730. These decoupling capacitor are placed closely at the RF transmitter or micro controller. The total capacitance of these decoupling capacitors should be kept to a minimum and should not exceed the values given in the reference designs, see Figure 31 and Figure 32. During mode transition from DC-DC operation to bypass mode the capacitors on the output VOUT are charged up to the battery voltage VIN through the internal bypass

switch. During mode transition from bypass mode to DC-DC operation, these capacitors must be discharged by the system supply current to the nominal output voltage threshold until the DC-DC converter will kick in. The charge change in the output and decoupling capacitors can be calculated according to Equation 6. The energy loss due to charge and discharge of the output and decoupling capacitors can be calculated according to Equation 7.

$$dQ_{COUT_CDEC} = C_{COUT_CDEC} \times (V_{IN} - V_{OUT_DC_DC})$$

where

- dQ_{COUT_CDEC} : Charge change needed to charge up and discharge the output and decoupling capacitors from $V_{OUT_DC_DC}$ to V_{IN} and vice versa
- C_{COUT_CDEC} : Total capacitance on the VOUT pin of the device, includes output and decoupling capacitors
- V_{IN} : Input (battery) voltage
- $V_{OUT_DC_DC}$: nominal DC-DC output voltage V_{OUT}

(6)

$$E_{Charge_Loss} = \frac{1}{2} \times C_{COUT_CDEC} \times (V_{IN}^2 - V_{OUT_DC_DC}^2)$$

where

- C_{COUT_CDEC} : Total capacitance on the VOUT pin of the device, includes output and decoupling capacitors
- V_{IN} : Input (battery) voltage
- $V_{OUT_DC_DC}$: nominal DC-DC output voltage V_{OUT}

(7)

10.2.2.5 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering to ensure proper function of the device and to minimize input voltage spikes. For most applications a 2.2 μ F to 4.7 μ F ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering.

Table 3 shows a list of tested input/output capacitors.

10.2.2.5.1 Input Buffer Capacitor Selection

In addition to the small ceramic input capacitor a larger buffer capacitor C_{Buf} is recommended to reduce voltage drops and ripple voltage. When using battery chemistries like Li-SOCl₂, Li-SO₂, Li-MnO₂, the impedance of the battery must be considered. These battery types tend to increase their impedance depending on discharge status and often can support output currents of only a few mA. Therefore a buffer capacitor is recommended to stabilize the battery voltage during DC-DC operations (for example, for an RF transmission). A voltage drop on the input of the TPS62730 during DC-DC operation impacts the advantage of the step-down conversion for system power reduction. Furthermore the voltage drops can fall below the minimum recommended operating voltage of the device and leads to an early system cut off. Both impacts effects reduce the battery life time. To achieve best performance and to extract most energy out of the battery, a good procedure is to design the select the buffer capacitor value for an voltage drop below 50 mVpp during DC-DC operation. The capacitor value strongly depends on the used battery type, as well the current consumption during an RF transmission as well the duration of the transmission.

Table 3. List of Capacitor

CAPACITANCE [μ F]	SIZE	CAPACITOR TYPE	SUPPLIER
2.2	0402	GRM155R60J225	Murata

10.2.2.6 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I_L
- Output ripple voltage, $V_{OUT(AC)}$

Basic signals must be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the application of the load transient and the turn on of the High Side MOSFET, the output capacitor must supply all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta I_{(LOAD)} \times ESR$, where ESR is the effective series resistance of C_{OUT} . $\Delta I_{(LOAD)}$ begins to charge or discharge C_O generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

Because the damping factor of the circuitry is directly related to several resistive parameters (for example, MOSFET $r_{DS(on)}$) that are temperature dependant, the loop stability analysis must be done over the input voltage range, load current range, and temperature range.

10.2.3 Application Curves




Figure 9. Efficiency vs Output Current




Figure 10. Efficiency vs Input Voltage




Figure 11. Output Voltage vs Output Current




Figure 12. Output Voltage vs Input Voltage




Figure 13. Automatic Transition into Bypass Mode - Falling V_{IN}




Figure 14. Automatic Transition into Bypass Mode - Rising V_{IN}




Figure 15. Switching Frequency vs I_{OUT} vs V_{IN}




Figure 16. V_{OUT} vs I_{OUT} vs V_{IN}




Figure 17. PSRR vs Frequency










Figure 18. Noise Density vs Frequency


Figure 19. DC-DC Mode Operation $I_{OUT} = 10\text{ mA}$

Figure 20. DC-DC Mode Operation $I_{OUT} = 1\text{ mA}$

Figure 21. DC-DC Mode Operation $I_{OUT} = 18\text{ mA}$

Figure 22. DC-DC Mode Operation $I_{OUT} = 50\text{ mA}$

Figure 23. DC-DC Mode Operation Line and Load Transient Performance

Figure 24. Automatic Bypass Transition with Falling / Rising Input Voltage V_{IN}




Figure 25. DC-DC Mode V_{OUT} AC Load Regulation Performance




Figure 26. Bypass Mode Operation V_{OUT} AC Behavior
ON/BYP = GND




Figure 27. Start-Up Behavior




Figure 28. Spurious Output Noise TPS62730 I_{OUT} 26 mA




Figure 29. Battery Current Reduction vs Battery Voltage




Figure 30. Mode Transition ON/BYP Behavior

10.3 System Examples




Figure 31. System Example CC2540




Figure 32. System Example CC430

11 Power Supply Recommendations

The power supply to the TPS62730 must have a current rating according to the supply voltage, output voltage and output current of the TPS62730.

12 Layout

12.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Especially RF designs demand careful attention to the PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems and interference with RF circuits. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The VOUT line should be connected to the output capacitor and routed away from noisy components and traces (for example, SW line).

12.2 Layout Example




Figure 33. Recommended PCB Layout for TPS62730

13 器件和文档支持

13.1 器件支持

13.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

13.2 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS62730	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS62732	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
TPS62733	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

13.3 商标

Bluetooth is a trademark of Bluetooth SIG.

All other trademarks are the property of their respective owners.

13.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

13.5 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS62730DRYR	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RP
TPS62730DRYR.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RP
TPS62730DRYRG4.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RP
TPS62730DRYT	Active	Production	SON (DRY) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RP
TPS62730DRYT.B	Active	Production	SON (DRY) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RP
TPS62732DRYR	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RR
TPS62732DRYR.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RR
TPS62732DRYT	Active	Production	SON (DRY) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RR
TPS62732DRYT.B	Active	Production	SON (DRY) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RR
TPS62733DRYR	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA
TPS62733DRYR.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA
TPS62733DRYRG4.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA
TPS62733DRYT	Active	Production	SON (DRY) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA
TPS62733DRYT.B	Active	Production	SON (DRY) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YA

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62730DRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS62730DRYT	SON	DRY	6	250	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS62732DRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS62732DRYT	SON	DRY	6	250	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS62733DRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1
TPS62733DRYT	SON	DRY	6	250	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62730DRYR	SON	DRY	6	5000	189.0	185.0	36.0
TPS62730DRYT	SON	DRY	6	250	189.0	185.0	36.0
TPS62732DRYR	SON	DRY	6	5000	189.0	185.0	36.0
TPS62732DRYT	SON	DRY	6	250	189.0	185.0	36.0
TPS62733DRYR	SON	DRY	6	5000	189.0	185.0	36.0
TPS62733DRYT	SON	DRY	6	250	189.0	185.0	36.0

GENERIC PACKAGE VIEW

DRY 6

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207181/G



USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4222894/A 01/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X

4222894/A 01/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司