











**TPS61391** 

ZHCSKG6-NOVEMBER 2019

# 集成电流镜的 TPS61391 85V<sub>OUT</sub> 升压转换器

# 特性

- 输入电压范围: 2.5V 至 5.5V
- 输出电压范围: 高达 85V
- 开关 FET 的  $R_{(DS)on}$ : 0.9Ω
- 开关电流限制: 1000mA
- 具有 0.5µs 响应时间的高光功率保护
- 开关频率: 700kHz
- 瞬态电流:来自 VIN 时为 110µA,来自 VOUT 时 为 340μA, 来自 AVCC 时为 140μA
- 软启动时间: 4.8ms
- 封装: 3mm x 3mm x 0.75mm QFN

#### 应用

- APD 偏置
- 光线路终端
- 高压传感器电源

## 3 说明

TPS61391 是一个 700kHz 脉宽调制 (PWM) 升压转换 器, 具有 85V 开关 FET, 输入范围为 2.5V 至 5.5V。 开关峰值电流高达 1000mA。TPS61391 包括具有两 个可选增益选项(1:5或4:5)的精确电流镜。

TPS61391 还提供高光功率保护,并将一个额外的 FET 与 APD 电源路径串联在一起,典型响应时间为 0.5µs。当高光功率下降时,它能够自动恢复。


TPS61391 可采用下面带有外露焊盘的 3mm × 3mm QFN 封装。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS61391	WQFN (16)	3.00mm × 3.00mm

(1) 要了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 典型应用电路







www.ti.com.cn

# 月录

		, -		
1	特性1		7.4 Device Functional Mode	10
2	应用 1	8	Application and Implementation	11
3	说明 1		8.1 Application Information	11
4	修订历史记录		8.2 Typical Application	11
5	Pin Configuration and Functions3	9	Power Supply Recommendations	14
6	Specifications4	10	Layout	15
-	6.1 Recommended Operating Conditions		10.1 Layout Guidelines	15
	6.2 Absolute Maximum Ratings 4		10.2 Layout Example	
	6.3 ESD Ratings 4	11	器件和文档支持	17
	6.4 Thermal Information		11.1 文档支持	17
	6.5 Electrical Characteristics4		11.2 接收文档更新通知	17
	6.6 Typical Characteristics6		11.3 支持资源	17
7	Detailed Description 8		11.4 商标	
	7.1 Overview 8		11.5 静电放电警告	17
	7.2 Functional Block Diagram9		11.6 Glossary	17
	7.3 Feature Description9	12	机械、封装和可订购信息	18
	·			


# 4 修订历史记录

日期	修订版本	说明
2019年11月	*	初始发行版。

www.ti.com.cn

# **5 Pin Configuration and Functions**

#### RTE Package 16-Pin WQFN Top View



#### **Pin Functions**

P	IN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
NC	1,2	N/A	No internal connection
MON2	3	0	Current mirror output pin of 1 : 5 ratio (Mirror current: APD current)
MON1	4	0	Current mirror output pin of 4 : 5 ratio (Mirror current: APD current)
APD	5	0	Power supply for the APD, connect this pin with the cathode of APD
MONIN	6	I	Current mirror input pin
GND	7	_	Power Ground
SW	8	PWR	The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET
CAP	9	0	Connecting a capacitor externally to lower the noise for current mirror.
VIN	10	I	IC power supply input
ISHORT	11	0	Programming the current limit for high optical power protection by a resistor between this pin and GND.
FB	12	I	Feedback voltage
EN	13	I	Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode
AVCC	14,15	I	Power supply for the current monitor circuitry
AGND	16	-	Analog ground for the current monitor circuitry
Exposed Th	nermal Pad		Connect with GND, TI recommends connecting to Power GND on PCB

# TEXAS INSTRUMENTS

## 6 Specifications

## 6.1 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	2.5		5.5	V
$V_{OUT}$	Output voltage	20		85	V
$T_{J}$	Junction temperature	-40		125	°C
L	Effective Inductance		4.7		μH
C <sub>IN</sub>	Effective Input Capacitance		1		μF
C <sub>OUT</sub>	Effective Output Capacitance		0.1		μF

## 6.2 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
\/altaga	SW, APD, MONIN,CAP	-0.3	85	V
Voltage	Other pins	-0.3	6	V
$T_J$	Operating junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.3 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, allpins <sup>(1)</sup>	±1500	V
V <sub>(ESD)</sub> Electrostatic discharge	Electrostatic discharge	Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.4 Thermal Information

		TPS61391	
	THERMAL METRIC <sup>(1)</sup>	RTE (WQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	52.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.0	°C/W
$Y_{JB}$	Junction-to-board characterization parameter	27.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	12.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics

Over recommended free-air temperature range,  $V_{IN} = 3.3 \text{ V}$ ,  $AV_{CC} = 3.3 \text{ V}$ ,  $V_{MONIN} = 20 \text{ V}$  to 85 V,  $T_{J} = -40 ^{\circ}\text{C}$  to 125 °C, typical values are at  $T_{A} = 25 ^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
POWER SUP	PLY				
V <sub>IN</sub>	Input voltage range		2.5	5.5	V

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.




# **Electrical Characteristics (continued)**

Over recommended free-air temperature range,  $V_{IN} = 3.3 \text{ V}$ ,  $AV_{CC} = 3.3 \text{ V}$ ,  $V_{MONIN} = 20 \text{ V}$  to 85 V,  $T_{J} = -40 ^{\circ}\text{C}$  to 125 °C, typical values are at  $T_{A} = 25 ^{\circ}\text{C}$  (unless otherwise noted)

Under voltage lock out   V <sub>IN</sub> falling   2.4   2.5	UNIT
United Politage lock Out hysteresis   V <sub>UVLO</sub> Institute   V <sub>UV</sub>	V
Switching, 40 °C ≤ T, ≤ 88 °C   10	mV
I_Q_VCC  Quiescent current into AVCC pin   AVCC = 3.3 V - 40 °C ≤ T <sub>J</sub> ≤ 85 °C   140   180	uA
$  Shutdown current into VIN pin   2.5 V $\le VIN $\le 5.5 V, EN = 0, -40 °C $\le 1   1   1   1   1   1   1   1   1   1 $	uA
$  S_{NUTOHING}   S_$	uA
Shutdown current into AVCC pin $AVCC = 3.3 \text{ V}$ , EN = 0, -40 °C ≤ T <sub>J</sub> ≤ 1 1  OUTPUT  VOUT Output voltage range $V_{NE} = 0.0000000000000000000000000000000000$	uA
Struction   St	uA
$\begin{array}{c} V_{OUT} & Output \ voltage \ range \\ V_{REF} & Feedback \ regulation \ reference \ voltage \\ V_{REF} & Feedback \ regulation \ reference \ voltage \\ V_{IN} = 2.5 \ V \ to 5.5 \ V, \ T_J = 25 \ ^{\circ}C \\ V_{IN} = 3.3 \ V_{I$	uA
$V_{REF} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	
$V_{REF} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	V
$I_{EB}$ Feedback input leakage current   125 °C   1.162   1.2   1.218    POWER SWITCH   25    Ros(on)   Low-side FET on resistance   3 V ≤ V <sub>IN</sub> ≤ 5.5 V   900   1300    SWITCHING CHARACTERISTIC   $I_{SW}$   Switching frequency   V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 60 V   600   700   800    CURRENT MIRROR   4:5 Current mirror gain   I <sub>APD</sub> = 5 μA to 200 μA   0.76   0.8   0.84   $I_{APD}$   0.2   0.21   $I_{APD}$   1.5 Current mirror gain   I <sub>APD</sub> = 100 μA to 2 mA   0.19   0.2   0.21   $I_{APD}$   0.2   0.21   $I_{APD}$   1 mA   2.2   2.5   2.8   $I_{APD}$   2.45	V
POWER SWITCH $R_{DS(on)}$ Low-side FET on resistance $3 \text{ V} \le V_{IN} \le 5.5 \text{ V}$ 900         1300           SWITCHING CHARACTERISTIC $f_{SW}$ Switching frequency $V_{IN} = 3.3 \text{ V}$ , $V_{OUT} = 60 \text{ V}$ 600         700         800           CURRENT MIRROR $k_{MON1}$ 4:5 Current mirror gain $I_{APD} = 5 \text{ µA} \text{ to } 200 \text{ µA}$ 0.76         0.8         0.84 $k_{MON2}$ 1:5 Current mirror gain $I_{APD} = 100 \text{ µA} \text{ to } 2 \text{ mA}$ 0.19         0.2         0.21 $V_{MON}$ MON1 / MON2 Threshold         380         400         420 $V_{APD_DRP}$ Current mirror voltage drop $I_{APD} = 1 \text{ mA}$ 2.2         2.5         2.8 $I_{BIAS}$ Current mirror bias current         15         20         25           CURRENT LIMIT $I_{LIM_SW}$ Peak switching current limit $V_{IN} = 3.3 \text{ V}$ , $V_{OUT} = 60 \text{ V}$ 800         1000         1200 $I_{SHORT}$ High optical power current limit $V_{IN} = 3.3 \text{ V}$ , $V_{OUT} = 60 \text{ V}$ 800         1000         1200 $I_{SHORT}$ <td>V</td>	V
RDS(on)         Low-side FET on resistance $3 \text{ V} \le \text{V}_{IN} \le 5.5 \text{ V}$ 900         1300           SWITCHING CHARACTERISTIC           fsw         Switching frequency $\text{V}_{IN} = 3.3 \text{ V}$ , $\text{V}_{OUT} = 60 \text{ V}$ 600         700         800           CURRENT MIRROR           k <sub>MON1</sub> 4:5 Current mirror gain         I <sub>APD</sub> = 5 μA to 200 μA         0.76         0.8         0.84           k <sub>MON2</sub> 1:5 Current mirror gain         I <sub>APD</sub> = 100 μA to 2 mA         0.19         0.2         0.21           V <sub>MON</sub> MON1 / MON2 Threshold         380         400         420           V <sub>APD_DRP</sub> Current mirror voltage drop         I <sub>APD</sub> = 1 mA         2.2         2.5         2.8           I <sub>BIAS</sub> Current mirror bias current         15         20         25           CURRENT LIMIT           I <sub>LIM_SW</sub> Peak switching current limit         V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 60 V         800         1000         1200           I <sub>SHORT</sub> High optical power current limit         V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 60 V         800         1000         1200           V <sub>EN_L</sub> H         EN Logic high threshold         1.2         2.2         2.2         2.2	nA
fSW         Switching frequency $V_{IN} = 3.3 \text{ V}$ , $V_{OUT} = 60 \text{ V}$ 600         700         800           CURRENT MIRROR           k <sub>MON1</sub> 4:5 Current mirror gain $I_{APD} = 5 \mu A$ to 200 μA         0.76         0.8         0.84           k <sub>MON2</sub> 1:5 Current mirror gain $I_{APD} = 100 \mu A$ to 2 mA         0.19         0.2         0.21           V <sub>MON</sub> MON1 / MON2 Threshold         380         400         420           V <sub>APD_DRP</sub> Current mirror voltage drop $I_{APD} = 1 \text{ mA}$ 2.2         2.5         2.8 $I_{BIAS}$ Current mirror bias current $I_{APD} = 1 \text{ mA}$ 2.2         2.5         2.8           CURRENT LIMIT $I_{LIM_SW}$ Peak switching current limit $V_{IN} = 3.3 \text{ V}$ , $V_{OUT} = 60 \text{ V}$ 800         1000         1200 $I_{SHORT}$ $I_{SHORT} = 25 \text{ kΩ}$ 3.7         4         4.3 $I_{SHORT} = 50 \text{ kΩ}$ $I_{SHORT} = 50 \text{ kΩ}$ $I_{SHORT} = 100 \text{ M}$ $I_{SHORT} = 100 \text{ M}$ CURRENT LIMIT $I_{SHORT} = 100 \text{ M}$	mΩ
CURRENT MIRROR           k <sub>MON1</sub> 4:5 Current mirror gain         I <sub>APD</sub> = 5 μA to 200 μA         0.76         0.8         0.84           k <sub>MON2</sub> 1:5 Current mirror gain         I <sub>APD</sub> = 100 μA to 2 mA         0.19         0.2         0.21           V <sub>MON</sub> MON1 / MON2 Threshold         380         400         420           V <sub>APD_DRP</sub> Current mirror voltage drop         I <sub>APD</sub> = 1 mA         2.2         2.5         2.8           I <sub>BIAS</sub> Current mirror bias current         15         20         25           CURRENT LIMIT           I <sub>ILM</sub> _SW         Peak switching current limit         V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 60 V         800         1000         1200           I <sub>SHORT</sub> High optical power current limit         R <sub>ISHORT</sub> = 25 kΩ         3.7         4         4.3           R <sub>ISHORT</sub> = 50 kΩ         1.8         2         2.2           CONTROL (EN)           V <sub>EN_L</sub> EN Logic high threshold         0.4           R <sub>EN</sub> EN pull down resistor         800           TIMING           t <sub>SS</sub> Soft start time         Ref voltage 0 to 1.2V         4.8	
k <sub>MON1</sub> 4:5 Current mirror gain         I <sub>APD</sub> = 5 μA to 200 μA         0.76         0.8         0.84           k <sub>MON2</sub> 1:5 Current mirror gain         I <sub>APD</sub> = 100 μA to 2 mA         0.19         0.2         0.21           V <sub>MON</sub> MON1 / MON2 Threshold         380         400         420           V <sub>APD_DRP</sub> Current mirror voltage drop         I <sub>APD</sub> = 1 mA         2.2         2.5         2.8           I <sub>BIAS</sub> Current mirror bias current         15         20         25           CURRENT LIMIT           I <sub>ILM_SW</sub> Peak switching current limit         V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 60 V         800         1000         1200           I <sub>SHORT</sub> 25 kΩ         3.7         4         4.3           R <sub>ISHORT</sub> = 25 kΩ         3.7         4         4.3           R <sub>ISHORT</sub> = 50 kΩ         1.8         2         2.2           CONTROL (EN)           V <sub>EN_L</sub> EN Logic high threshold         0.4         4           R <sub>EN</sub> EN pull down resistor         800         1.2           TIMING           t <sub>SS</sub> Soft start time         Ref voltage 0 to 1.2V         4.8	kHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c} V_{MON} & MON1  /  MON2  Threshold \\ V_{APD\_DRP} & Current  mirror  voltage  drop \\ \hline \\ I_{BIAS} & Current  mirror  bias  current \\ \hline \\ I_{BIAS} & Current  mirror  bias  current \\ \hline \\ I_{LIM\_SW} & Peak  switching  current  limit \\ \hline \\ I_{SHORT} & High  optical  power  current  limit \\ \hline \\ V_{EN\_H} & EN  Logic  high  threshold \\ \hline \\ V_{EN\_L} & EN  Logic  low  threshold \\ \hline \\ R_{EN} & EN  pull  down  resistor \\ \hline \\ TIMING \\ \hline \\ t_{SS} & Soft  start  time \\ \hline \end{array} \begin{array}{c} 380 & 400 & 420 \\ \hline \\ I_{APD} = 1  mA \\ \hline \\ 2.2 & 2.5 \\ \hline \\ 2.8 \\ \hline \\ 2.2 & 2.5 \\ \hline \\ 2.8 \\ \hline \\ 2.2 & 2.5 \\ \hline \\ 2.8 \\ \hline \\ 2.9 & 2.5 \\ \hline \\ 2.1 & 2.0 \\ \hline \\ 2.1 & 2.0 \\ \hline \\ 2.2 & 2.0$	
$V_{APD\_DRP}  \text{Current mirror voltage drop}  \begin{array}{ c c c c }\hline I_{APD} = 1 \text{ mA} & 2.2 & 2.5 & 2.8 \\\hline I_{BIAS} & \text{Current mirror bias current} & 15 & 20 & 25 \\\hline \hline \textbf{CURRENT LIMIT} \\\hline I_{LIM\_SW} & \text{Peak switching current limit} & V_{IN} = 3.3 \text{ V, } V_{OUT} = 60 \text{ V} & 800 & 1000 & 1200 \\\hline \textbf{R}_{ISHORT} & \text{High optical power current limit} & R_{ISHORT} = 25 \text{ k}\Omega & 3.7 & 4 & 4.3 \\\hline \textbf{R}_{ISHORT} = 50 \text{ k}\Omega & 1.8 & 2 & 2.2 \\\hline \textbf{CONTROL (EN)} \\\hline \textbf{V}_{EN\_L} & \text{EN Logic high threshold} & 1.2 \\\hline \textbf{V}_{EN\_L} & \text{EN pull down resistor} & 800 \\\hline \textbf{TIMING} \\\hline \textbf{t}_{SS} & \text{Soft start time} & \text{Ref voltage 0 to 1.2V} & 4.8 \\\hline \end{array}$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mV
$I_{APD} = 5  \mu A$ $I_{BIAS}$ Current mirror bias current $I_{LIM\_SW}$ Peak switching current limit $I_{LIM\_SW}$ High optical power current limit $I_{SHORT} = 25  k\Omega$ $I_{SHORT} = 50  k\Omega$ $I_{SHORT} = 50  k\Omega$ CONTROL (EN) $I_{SN_L}$ EN Logic high threshold $I_{SN_L}$ EN Logic low threshold $I_{SN_L}$ EN Logic low threshold $I_{SN_L}$ EN pull down resistor $I_{SN_L}$ EN pull down Ref voltage 0 to 1.2V  4.8	V
$ \begin{array}{ c c c c c } \hline \textbf{CURRENT LIMIT} \\ \hline \textbf{I}_{LIM\_SW} & Peak switching current limit & V_{IN} = 3.3 \text{ V}, V_{OUT} = 60 \text{ V} & 800 & 1000 & 1200 \\ \hline \textbf{I}_{SHORT} & High optical power current limit & R_{ISHORT} = 25 \text{ k}\Omega & 3.7 & 4 & 4.3 \\ \hline \textbf{R}_{ISHORT} = 50 \text{ k}\Omega & 1.8 & 2 & 2.2 \\ \hline \hline \textbf{CONTROL (EN)} \\ \hline \textbf{V}_{EN\_H} & EN Logic high threshold & 1.2 \\ \hline \textbf{V}_{EN\_L} & EN Logic low threshold & 0.4 \\ \hline \textbf{R}_{EN} & EN pull down resistor & 800 \\ \hline \textbf{TIMING} \\ \hline \textbf{t}_{SS} & Soft start time & Ref voltage 0 to 1.2V & 4.8 \\ \hline \end{array} $	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	μΑ
$I_{SHORT}  \text{High optical power current limit}  \frac{R_{ISHORT} = 25 \text{ k}\Omega}{R_{ISHORT} = 50 \text{ k}\Omega} \qquad \qquad 3.7 \qquad 4 \qquad 4.3 \\ \hline R_{ISHORT} = 50 \text{ k}\Omega \qquad \qquad 1.8 \qquad 2 \qquad 2.2 \\ \hline \textbf{CONTROL (EN)} \\ \hline V_{EN\_H}  \text{EN Logic high threshold} \qquad \qquad \qquad \qquad 1.2 \\ \hline V_{EN\_L}  \text{EN Logic low threshold} \qquad \qquad \qquad 0.4 \\ \hline R_{EN}  \text{EN pull down resistor} \qquad \qquad \qquad 800 \\ \hline \textbf{TIMING} \\ \hline t_{SS}  \text{Soft start time} \qquad \qquad \text{Ref voltage 0 to 1.2V} \qquad \qquad 4.8 \\ \hline \end{tabular}$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	mA
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mA
V <sub>EN_H</sub> EN Logic high threshold         1.2           V <sub>EN_L</sub> EN Logic low threshold         0.4           R <sub>EN</sub> EN pull down resistor         800           TIMING           t <sub>SS</sub> Soft start time         Ref voltage 0 to 1.2V         4.8	mA
V <sub>EN_L</sub> EN Logic low threshold         0.4           R <sub>EN</sub> EN pull down resistor         800           TIMING           t <sub>SS</sub> Soft start time         Ref voltage 0 to 1.2V         4.8	
R <sub>EN</sub> EN pull down resistor         800           TIMING         t <sub>SS</sub> Soft start time         Ref voltage 0 to 1.2V         4.8	V
TIMING t <sub>SS</sub> Soft start time Ref voltage 0 to 1.2V 4.8	V
t <sub>SS</sub> Soft start time Ref voltage 0 to 1.2V 4.8	kΩ
	ms
$t_{DELAY}$ Delay time for high optical power protection $I_{APD} = 5 \text{ mA}, I_{SHORT} = 3 \text{ mA}$ 0.5	μs
THERMAL PROTECTION	
T <sub>SD</sub> Thermal shutdown threshold T <sub>J</sub> rising 150	°C
T <sub>SD_HYS</sub> Thermal shutdown hysteresis T <sub>J</sub> falling below T <sub>SD</sub> 20	°C

# TEXAS INSTRUMENTS


## 6.6 Typical Characteristics





www.ti.com.cn

# Typical Characteristics (接下页)



# TEXAS INSTRUMENTS

## 7 Detailed Description

#### 7.1 Overview

The TPS61391 is a fully integrated boost converter with an 85-V FET to convert a low input voltage to a higher voltage for biasing the APD. The TPS61391 supports an input voltage ranging from 2.5 V to 5.5 V. The device operates at a 700 kHz pulse-width modulation (PWM) crossing the whole load range.


There are two ratio options for the current proportional to APD current: the MON1 (4:5) and MON2 (1:5). By connecting a resistor from the mirror output (MON1 or MON2) to GND, the current flowing through the APD is converted into the voltage crossing the resistor from MON1 / MON2 to GND.

Additionally, a high power optical protection is integrated by clamping the pre-set current limit (program by the  $I_{SHORT}$  resistor). The response time of the high optical power is typically 0.5  $\mu$ s. The device could recovery automatically when the high optical power is removed.

The device comes in a 3-mm × 3-mm QFN package with the operating junction temperature covering from –40°C to 125°C.



# 7.2 Functional Block Diagram



# 7.3 Feature Description

## 7.3.1 Undervoltage Lockout

An undervoltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO threshold of 2.5 V. A hysteresis of 200 mV is added so that the device cannot be enabled again until the input voltage goes up to 200 mV.

# TEXAS INSTRUMENTS

# Feature Description (接下页)

#### 7.3.2 Enable and Disable

When the input voltage is above maximal UVLO rising threshold of 2.5 V and the EN pin is pulled above the high threshold (1.2 V min.), the TPS61391 is enabled. When the EN pin is pulled below the low threshold (0.4 maximum), the device goes into shutdown mode.

#### 7.3.3 Current Mirror

There are two current mirror options for TPS61391: the gain of 4: 5 (MON1) and 1: 5 (MON2). The maximum voltage of MON1 and MON2 is 2.5 V.

# 7.3.4 High Optical Power Protection

There is an additional FET in series of power path connecting with the APD. When the current flowing through the APD exceeds the short protection threshold (set by connecting the resistor from  $I_{SHORT}$  to GND), the on resistance of the FET becomes larger to clamp the current within the protection threshold by lowering the APD bias voltage. It takes typically 0.5  $\mu$ s for the FET to respond in case of high optical power occurring.

When the high optical power condition releases, the TPS61391 recovers automatically back to the normal operation mode.

#### 7.4 Device Functional Mode

#### 7.4.1 PFM Operation

The TPS61391 integrates a power save mode with pulse frequency modulation (PFM) at the light load. When a light load condition occurs, the COMP pin voltage naturally decreases and reduces the peak current. When the COMP pin voltage further goes down with the load lowered and reaches the pre-set low threshold, the output of the error amplifier is clamped at this threshold and does not go down any more. If the load is further lowered, the device skips the switching cycles and reduces the switching losses and improves efficiency at the light load condition by reducing the average switching frequency.

www.ti.com.cn ZHCSKG6 – NOVEMBER 2019

# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS61391 is a step-up DC/DC converter with current monitor circuitry integrated. The following design procedure can be used to select component values for the TPS61391. This section presents a simplified discussion of the design process.

# 8.2 Typical Application

This application is designed for 2.5-V to 5.5-V input, and 60-V output user case




图 10. TPS61391 Typical Application

#### 8.2.1 Design Requirement

For this design example, use 表 1 as the design parameters.

# TEXAS INSTRUMENTS

# Typical Application (接下页)

#### 表 1. Design Parameters

PARAMETER	VALUE
Input voltage range	2.5 V to 5.5 V
Output voltage	60 V
Operating frequency	700 kHz
APD Current	0 to 2 mA

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Selecting the Rectifier Diode

A Schottky diode is the preferred type for the rectifier diode due to its low forward voltage drop and small reverse recovery charge. Low reverse leakage current is important parameter when selecting the Schottky diode. The diode must be rated to handle the maximum output voltage plus the switching node ringing. Also, it must be able to handle the average output current.

### 8.2.2.2 Selecting the Inductor

It is suggested that the TPS61391 device works in the DCM operation; otherwise the output voltage would not be delivered for low input voltage to high output voltage.

With the device working in DCM operation, the maximum inductor could be calculated by equation 公式 1 and 公式 2:

$$L_{MAX} = \frac{V_{IN} \times D}{f_{SW} \times I_{LIM}}$$

where

- V<sub>IN</sub> is input voltage
- D is duty cycle
- f<sub>SW</sub> is switching frequency

For instance, if  $V_{IN} = 3.3 \text{ V}$ ,  $V_{OUT} = 60 \text{ V}$ ,  $f_{SW} = 600 \text{ kHz}$ ,  $I_{LIM} = 0.8 \text{ A}$ , the  $L_{MAX} = 6.5 \mu\text{H}$ 

However, there is minimum inductance is determined by the power delivered to the output side at given input condition.

$$L_{MIN} = 2 \times \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{\text{eff} \times f_{\text{SW}} \times I_{\text{LIM}}^2}$$

where

- V<sub>OUT</sub> is output voltage
- I<sub>OUT</sub> is output current
- · eff is the efficiency
- f<sub>SW</sub> is switching frequency

For instance, if  $I_{OUT} = 8$  mA,  $V_{OUT} = 60$  V,  $f_{SW} = 600$  kHz,  $I_{LIM} = 0.8$  A, eff = 0.6, the  $L_{MIN} = 4.2$   $\mu$ H

With the calculation aforementioned, the operating inductor is recommended between the  $L_{MIN}$  and  $L_{MAX}$ .

The 4.7 µH inductance is optimum value for using the TPS61391 in application.

#### 8.2.2.3 Selecting Output Capacitor

Use low ESR capacitors at the output to minimize output voltage ripple. Use only X5R and X7R types, which retain their capacitance over wider voltage and temperature ranges than other types. Typically use a 0.1- $\mu$ F to 1- $\mu$ F capacitor for output voltage. Take care when evaluating the derating of a ceramic capacitor under the DC bias. Ceramic capacitors can derate its capacitance at its rated voltage. Therefore, consider enough margins on the voltage rating to ensure adequate capacitance at the required output voltage.

www.ti.com.cn ZHCSKG6 – NOVEMBER 2019

#### 8.2.2.4 Selecting Filter Resistor and Capacitor

TI recommends an additional R-C filter be added for low ripple applications. The filter parameters is characterized based on the ripple requirement. Typically, use a  $100-\Omega$  and  $0.1-\mu$ F filter to reduce the switching output ripple.

#### 8.2.2.5 Setting the Output Voltage

The output voltage of the TPS61391 is externally adjustable using a resistor divider network. The relationship between the output voltage and the resistor divider is given by 公式 3.

$$V_{OUT} = V_{FB} \times \big(1 + \frac{R_{UP}}{R_{DOWN}}\big)$$

where

- V<sub>OUT</sub> is the output voltage
- R<sub>IIP</sub> the top divider resistor
- R<sub>DOWN</sub> is the bottom divider resistor

(3)

Choose  $R_{DOWN}$  to be approximately 10  $k\Omega$ . Slightly increasing or decreasing  $R_{DOWN}$  can result in closer output voltage matching when using standard value resistors. In this design,  $R_{DOWN}$  = 10  $k\Omega$  and  $R_{UP}$  = 487  $k\Omega$ , resulting in an output voltage of 60 V.

### 8.2.2.6 Selecting Capacitor for CAP pin

TI recommends placing a ceramic capacitor from CAP pin to GND to lower the noise for the APD current mirror. A ceramic capacitor between 10 nF and 100 nF is recommended from CAP pin to GND.

#### 8.2.2.7 Selecting Capacitor for AVCC pin

The control circuitry is powered by AVCC. A ceramic capacitor must be placed close to AVCC, with a typical capacitor value of  $2.2 \, \mu F$ .

#### 8.2.2.8 Selecting Capacitor for APD pin

A ceramic capacitor is required to make the APD current mirror more accurately against the noise coupling. The recommended values are from 100 pF to 470 pF.

#### 8.2.2.9 Selecting the Resistors of MON1 or MON2

The TPS61391 provides two currents proportional to APD current on the MON pins, 4:5 and 1:5. The voltage of the resistors connecting to the MON pins convert the APD current to voltage.

#### 8.2.2.10 Selecting the Capacitors of MON1 or MON2

The capacitors are added to the MON1 or MON2 pins to decouple the noise of APD transient current.

# TEXAS INSTRUMENTS

(4)

#### 8.2.2.11 Selecting the Short Current Limit

The output current short-protection threshold of the TPS61391 can be programmed by an external resistor using 公式 4.

$$I_{SHORT} = \frac{100}{R_{SHORT}}$$


where

- I<sub>SHORT</sub> (mA) is the short protection threshold
- R<sub>SHORT</sub>(kΩ) is the resistor connecting from ISHORT pin to GND

For instance, if  $R_{SHORT} = 25 \text{ k}\Omega$ , the  $I_{SHORT} = 4 \text{ mA}$ .

#### 8.2.3 Application Curves

Typical condition  $V_{IN}=3.3~V,~V_{OUT}=60~V,~R_{SHORT}=5~k\Omega,~R_{MON1/2}=3.01~k\Omega$  and  $C_{MON1/2}=10~pF$ . Application waveforms are measured with the inductor 4.7  $\mu H$  and the output capacitance 0.1  $\mu F$  at room temperature.



# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device, the bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of  $47 \mu F$  is a typical choice.

10 Layout

www.ti.com.cn

# 10.1 Layout Guidelines

The basic PCB board layout requires a separation of sensitive signal and power paths. If the layout is not carefully done, the regulator could suffer from the instability or noise problems. Use the following checklist to get good performance for a well-designed board:

- Minimize the high current path including the switch FET, rectifier FET, and the output capacitor. This loop contains high di / dt switching currents (nano seconds per ampere) and easy to transduce the high frequency noise:
- Place the noise sensitive network like current mirror output (MON1, MON2) being far away from the SW trace;
- Split the ground for the power GND, signal GND. Use a separate ground trace to connect the current monitor
  and boost circuitry. Connect this ground trace to the main power ground at a single point to minimize
  circulating currents.

# TEXAS INSTRUMENTS

# 10.2 Layout Example




图 13. Layout Example

# 11 器件和文档支持

#### 11.1 文档支持

www.ti.com.cn

#### 11.1.1 相关文档

请参阅如下相关文档:

《TPS61391EVM-058 评估模块》用户指南SLVUBS9

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.

# TEXAS INSTRUMENTS

# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。




# **RTE0016J**



# PACKAGE OUTLINE

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






# **EXAMPLE BOARD LAYOUT**

# **RTE0016J**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
  5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




www.ti.com.cn ZHCSKG6-NOVEMBER 2019

# **EXAMPLE STENCIL DESIGN**

# **RTE0016J**

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS61391RTER	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22GH
TPS61391RTER.A	Active	Production	WQFN (RTE)   16	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22GH
TPS61391RTET	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22GH
TPS61391RTET.A	Active	Production	WQFN (RTE)   16	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	22GH

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

3 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司