

TPS61230A 采用 2.0mm x 2.0mm VQFN 封装的 5V/6A 高效升压转换器

1 特性

- 输入电压范围: 2.5V 至 4.5V
- 输出电压范围: 2.5V 至 5.5V
- 两个 21mΩ (LS)/18mΩ (HS) 金属氧化物半导体场效应晶体管 (MOSFET)
- 20µA 静态电流
- 6A 谷值开关电流限值
- 1.15MHz 准恒定开关频率
- 轻负载条件下以脉频调制 (PFM) 模式运行
- 1.05ms 软启动时间
- 真正实现负载断开连接
- 不支持在 $V_{in} > V_{out}$ 时运行
- 输出短路保护
- 过压保护
- 热关断
- 采用 2.0mm x 2.0mm 7 引脚超薄四方扁平无引线 (VQFN) 封装


2 应用

- 移动电源、备用电池
- USB 电源
- 平板电脑
- 音频功率放大器
- 电池供电类产品

3 说明

TPS61230A 器件是一款高效全集成同步升压转换器。该器件集成了 6A、21mΩ 和 18mΩ 电源开关。当以 2.5V 输入电源供电时，该开关能够在 5V 输出下提供高达 2.4A 的输出电流。凭借低 R_{DS_ON} 开关，该器件的功率转换效率高达 96%，最大限度降低了紧凑型封装中的热应力。

典型应用



典型运行频率为 1.15MHz，因此可使用小型电感和电容实现小型封装尺寸。TPS61230A 通过一个外部电阻分压器提供可调节输出电压。

在轻载条件下，TPS61230A 自动进入 PFM 操作模式，从而在最低静态电流下实现效率最大化。在关断期间，通过将 EN 引脚拉至逻辑低电平，负载可与输入完全断开，输入流耗同时降至 1.0µA 以下。

该器件在输出短路时进入断续保护模式并在短路结束后自动恢复正常。集成了其他特性，如输出过压保护和热关断保护。

该器件采用 2.00mm x 2.00mm x 0.9mm VQFN 封装，所需外部组件最少。

器件信息⁽¹⁾

器件号	封装	封装尺寸 (标称值)
TPS61230A	VQFN (7)	2.00mm x 2.00mm


(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

器件比较表

器件型号	输出电压
TPS61230A	可调节
TPS61230xA ⁽¹⁾	固定输出电压 3.7、4.3、4.5、4.8、5.0、5.1、5.4

(1) 产品预览：请联系 TI 工厂获取更多信息。

效率



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

目录


1	特性	1	8	Application and Implementation	12
2	应用	1	8.1	Application Information	12
3	说明	1	8.2	Typical Applications	12
4	修订历史记录	2	9	Power Supply Recommendations	17
5	Pin Configuration and Functions	3	10	Layout	18
6	Specifications	4	10.1	Layout Guidelines	18
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	18
6.2	ESD Ratings	4	10.3	Thermal Considerations	19
6.3	Recommended Operating Conditions	4	11	器件和文档支持	19
6.4	Thermal Information	4	11.1	器件支持	19
6.5	Electrical Characteristics	5	11.2	文档支持	19
6.6	Typical Characteristics	6	11.3	接收文档更新通知	19
7	Detailed Description	8	11.4	社区资源	19
7.1	Overview	8	11.5	商标	19
7.2	Functional Block Diagram	8	11.6	静电放电警告	19
7.3	Feature Description	9	11.7	术语表	19
7.4	Device Functional Modes	11	12	机械、封装和可订购信息	20

4 修订历史记录

Changes from Revision A (July 2016) to Revision B	Page
• Added thermal information for EVM configuration	4

Changes from Original (July 2016) to Revision A	Page
• 已更改 从“产品预览”改为“生产数据”	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
CBST	1	I	Boot strap capacitor for the supply of high-side MOSFET driver. An external capacitor is required between the SW and CBST pins to provide supply voltage to the high-side MOSFET gate driver.
EN	2	I	This is the enable pin of the device. Connecting this pin to ground ($< 0.4\text{ V}$) forces the device into shutdown mode. Pulling this pin to high ($> 1.2\text{ V}$) enables the device. This pin must be terminated but not floating.
FB	3	I	Voltage feedback of adjustable output voltage. Connecting a resistor divider network from the output of the converter to the FB pin. Must be connected to VOUT on fixed output voltage version.
VIN	4	I	Supply voltage for the internal circuitry.
SW	5	I/O	Switching node of the boost regulator. It is connected to the drain of the internal low side power FET and the source of the internal high-side power FET.
GND	6	–	Ground pin. Return for the internal voltage reference and analog circuits, also the source terminal of the low-side FET switch.
VOUT	7	O	Boost converter output.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT	
Voltage range at terminals ⁽²⁾	VIN, EN, VOUT, FB	-0.3	6	V	
	SW	-0.3	7	V	
	C _{BST}	-0.3	12	V	
Operating junction temperature range, T _J			-40	150	°C
Storage temperature range, T _{stg}			-65	150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	2.5		4.5	V
V _{OUT}	Output voltage range			5.5	V
L	Effective inductance range	0.47	1	1.3	µH
C _I	Effective input capacitance range	1	10		µF
C _O	Effective output capacitance range	15	22	80	µF
T _J	Operating junction temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS61230A	TPS61230A	UNIT
	RNS 7 PINS (VQFN)	RNS 7 PINS (VQFN)	
	Standard	EVM ⁽²⁾	
R _{θJA}	93	60.0	°C/W
	56		°C/W
R _{θJB}	28.4	N/A ⁽³⁾	°C/W
R _{θJC}	57.8	N/A ⁽³⁾	°C/W
Ψ _{JT}	2.0	1.9	°C/W
Ψ _{JB}	28.1	27.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) Measured on the evaluation module (EVM PWR767A), 2-layer 50mm × 63mm PCB (2 oz on all layers).
- (3) N/A - Does not apply for EVM configuration.

6.5 Electrical Characteristics

$T_J = -40^\circ\text{C}$ to 125°C and $V_{IN} = 3.6\text{ V}$. Typical values are at $T_J = 25^\circ\text{C}$, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Power Supply						
V_{IN}	Input voltage range		2.5	4.5	V	
V_{VIN_UVLO}	Input under voltage lockout	V_{IN} rising		2.5	V	
V_{VIN_HYS}	VIN UVLO hysteresis			150	mV	
I_{Q_VIN}	Quiescent current into VIN pin	IC enabled, No load , No Switching, $V_{OUT} = 5\text{ V}$, $V_{IN} = 4.2\text{ V}$		20	μA	
I_{Q_VOUT}	Quiescent current into VOUT pin	IC enabled, No load, No Switching $V_{OUT} = 5\text{ V}$		25	μA	
I_{SD}	Shutdown current into VIN	IC disabled, $T_J < 85^\circ\text{C}$, $V_{IN} = 4.2\text{ V}$		0.2	μA	
Output						
V_{OUT}	Output voltage range		2.5	5.5	V	
V_{FB_PWM}	Feedback voltage	PWM mode	1.171	1.195	1.219	V
V_{FB_PFM}	Feedback voltage	PFM mode		101.2		% V_{FB}
V_{OVP}	Output overvoltage protection threshold		5.7	5.8	5.99	V
I_{LKG_FB}	Leakage current into FB pin	$V_{FB} = 1.2\text{ V}$		20	nA	
Power Switch						
$R_{DS(on)}$	High-side MOSFET on resistance	$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5\text{ V}$, $C_{BST} = 10\text{ nF}$,	18	35	$\text{m}\Omega$	
$R_{DS(on)}$	Low-side MOSFET on resistance	$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5\text{ V}$, $C_{BST} = 10\text{ nF}$	21	36	$\text{m}\Omega$	
f_{sw}	Switching frequency	$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5\text{ V}$, PWM Operation	805	1150	1495	KHz
t_{ON_min}	Minimum on time			180	ns	
I_{LIM_PRE}	Pre-charge mode and short circuit current limit (DC charge mode)	Linear mode, $V_{OUT} = 2.5\text{ V}$	1.02		A	
		Linear mode, $V_{OUT} = 0\text{ V}$	0.06	0.6	A	
I_{LIMIT}	Switching valley current limit		4.8	6.3	7.8	A
$t_{startup}$	Soft Start time (boost)	$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5\text{ V}$	0.3	1.05	1.9	ms
T_{SD}	Thermal shutdown threshold	T_J rising		160	$^\circ\text{C}$	
	Thermal shutdown hysteresis	T_J falling below T_{SD}		10	$^\circ\text{C}$	
Protection						
T_{HC_OFF}	Time for the hiccup off time	$V_{IN} = 3.6\text{ V}$	23		ms	
T_{HC_ON}	Time for the hiccup on time	$V_{IN} = 3.6\text{ V}$		3.5	ms	
Logic Interface						
V_{EN_H}	EN Logic high threshold			1.0	V	
V_{EN_L}	EN Logic low threshold		0.4		V	
I_{LKG_EN}	EN pin input leakage current	Connected to 3.6V V_{IN}	0.1	0.3	μA	

6.6 Typical Characteristics

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C , unless otherwise noted.




图 1. Efficiency vs. Output Current




图 2. Efficiency vs. Input Voltage




图 3. Line Regulation




图 4. Load Regulation





图 5. Frequency vs. Load



$V_{OUT} = 5\text{ V}$ $V_{IN} = 3.6\text{ V}$

Typical Characteristics (接下页)

$V_{IN} = 3.6\text{ V}$, $V_{OUT} = 5.0\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C , unless otherwise noted.




图 7. Low-Side FET R_{dson} vs Junction Temperature




图 8. Voltage Reference vs Junction Temperature




图 9. Quiescent Current vs Input Voltage




图 10. Switch Valley Current Limit vs Input Voltage




图 11. V_{IN} UVLO Threshold vs Junction Temperature




图 12. EN logic Threshold vs Junction Temperature

7 Detailed Description

7.1 Overview


The TPS61230A is a high efficiency synchronous boost converter with integrating the 21-mΩ low side FET and 18-mΩ high side FET. The device could deliver up to 12-W output power with 5.5-V maximum output voltage from single cell Li-Iron battery. TPS61230A uses a quasi constant on-time valley current mode which provides an excellent transient response. The TPS61230xA typically operates at a quasi-constant 1.15-MHz frequency pulse width modulation (PWM) at the moderate to heavy load currents, allows the use of small inductor and capacitors to achieve a compact solution size.

During the PWM operation, a simple circuit predicts the required on time (with the VIN / VOUT ratio) of the low-side FET. At the beginning of each switching cycle, the low-side FET turns on and the inductor current ramps up to the peak current determined by the on-time and the inductance. Once the on-timer expires, the high-side FET turns on and the inductor current decays to a preset valley current threshold determined by the Error Amplifier's output. The switching cycle repeats again by calculating the on time and activating the low-side FET.

At the light load currents, TPS61230A operates in Power Save Mode with pulse frequency modulation (PFM) and improves the efficiency under the light load.

Internal soft-start and loop compensation simplifies the design process and minimizes the number of external components.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Startup

When the device is enabled, the high-side FET turns on to charge the output capacitor linearly by a DC current which is called the pre-charge phase. The pre-charge startup phase terminates until the output voltage being close to the input voltage (typically $V_{OUT} = VIN - 115mV$). Once the output capacitor has been biased close to the input voltage ($V_{OUT} = VIN - 115mV$), the device starts switching which is called the boost soft start phase. During the soft start phase, there is a soft start voltage controlling the FB pin voltage, and the output voltage rising slope follows the soft start voltage slew rate (typically). The soft start phase completes when the soft start voltage reaches the internal reference voltage. The device begins to operate normally and regulates the output voltage at the pre-set target value.

表 1. Start-up Mode Description

MODE	DESCRIPTION	CONDITION
Pre-charge	V_{OUT} linearly startup without switching	$V_{OUT} < VIN - 115mV$
Boost Soft Start	V_{OUT} startup with switching phase	$V_{OUT} > VIN - 115mV$

7.3.2 Enable and Disable

The device is enabled by setting EN pin to a voltage above 1.2V. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the startup is activated and the output voltage ramps up. With the EN pin pulled to ground, the device enters into the shutdown mode. In the shutdown mode, the TPS61230A stops switching and the internal control circuitry is turned off.

7.3.3 Under-Voltage Lockout (UVLO)

The under voltage lockout circuit prevents the device from malfunctioning at the low input voltage of the battery from the excessive discharge. The device starts operation once the rising VIN trips the under-voltage lockout threshold (UVLO) , and it disables the output stage of the converter once the VIN is below UVLO falling threshold.

7.3.4 Current Limit Operation

During the startup phase, the output current is limited to the pre-charge current limit which is proportional to the output voltage. The device could support minimum 1.0A output current at 2.5V input.

The TPS61230A employs a valley current sensing scheme at the normal boost switching phase. The switch valley current limit detection occurs during the off time through the sensing the voltage drop across the rectifier FET. If the switch valley current is lower than the valley current limit level, the device turns off the rectifier FET. The maximum continuous output current (I_{OUT_LIM}), prior to entering current limit operation, can be defined by:

$$I_{OUT_LIM} = (1-D) \times (I_{VALLEY_LIM} + \frac{1}{2}\Delta I_L) \quad (1)$$

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \quad (2)$$

$$\Delta I_L = \frac{V_{IN}}{L} \times \frac{D}{f} \quad (3)$$

If the output current is further increased and the output voltage is pulled blow the input voltage, the TPS61230A enters into the hiccup protection mode. The average current and thermal will be much lowered at the hiccup steady state and the device could recovery automatically as long as the over load condition being released.




图 13. Current Limit Operation

7.3.5 Over Voltage Protection

The device stops switching as soon as the output voltage exceeds the over voltage protection (OVP) threshold. Both of the low side FET and high side FET turn off. The device resumes the normal operation when the output voltage is below the OVP threshold.

7.3.6 Load Disconnect

The TPS61230A disconnects the output from the input of the power supply when the device is shutdown. In case of a connected battery it prevents it from being discharged during the shutdown of the converter.

7.3.7 Thermal Shutdown

The TPS61230A has a built-in temperature sensor which monitors the internal junction temperature, T_J . If the junction temperature exceeds the threshold (160°C typical), the device goes into the thermal shutdown, and the high-side and low-side FETs turn off. When the junction temperature falls below the thermal shutdown falling threshold (150°C typical), the device resumes the operation.

7.4 Device Functional Modes

The TPS61230A has two operation modes, as shown in 表 2.

表 2. Operation Mode Description

MODE	DESCRIPTION	CONDITION
PWM	Boost in normal switching operation	Heavy load
PFM	Boost in power save operation	Light load

7.4.1 PWM Mode

The TPS61230A typically operates at a quasi-constant 1.15 MHz frequency pulse width modulation (PWM) at moderate to heavy load currents.

7.4.2 PFM Mode

The device integrates a power save mode with the pulse frequency modulation (PFM) to improve the efficiency at the light load. In the PFM mode, the device starts to switch when the output voltage trips below a set threshold voltage. When the output voltage ramping over the PFM threshold, the device stops switching. The DC output voltage in PFM mode rises above the nominal output voltage in PWM mode by 1.2%.




图 14. Output Voltage in PFM / PWM Mode

8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS61230A is designed to operate from an input voltage supply range between 2.5 V and 4.5 V with a maximum output current of 2.4 A. The device operates in PWM mode for medium to heavy load conditions and in the PFM mode at the light load currents. In PWM mode the TPS61230A converter operates with the nominal switching frequency of 1.15 MHz which provides a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters into the PFM mode, reducing the switching frequency and minimizing the quiescent current to achieve the high efficiency over the entire load current range.

8.2 Typical Applications

8.2.1 TPS61230A 2.5-V to 4.5-V Input, 5-V Output Converter



Copyright © 2016, Texas Instruments Incorporated

图 15. TPS61230A 5-V Output Typical Application

8.2.1.1 TPS61230A 5-V Output Design Requirements

Use the following typical application design procedure to select the external components values for the TPS61230A device.

表 3. TPS61230A 5-V Output Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input Voltage Range	2.5 V to 4.5 V
Output Voltage	5.0 V
Output Voltage Ripple	+/- 3% V_{OUT}
Transient Response	+/- 10% V_{OUT}
Input Voltage Ripple	+/- 200mV
Output Current Rating	2.4 A
Operating frequency	1.15 MHz

8.2.1.2 TPS61230A 5-V Detailed Design Procedure

表 4. TPS61230A 5-V Output List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
L	1.0 μ H, Power Inductor, XFL4020-102MEB	Coilcraft
CIN	22 μ F 6.3V, 0805, X5R ceramic, GRM21BR61A226ME44	Murata
COUT	2 x 22 μ F 10V, 0805, X5R ceramic, GRM21BR61A226ME44	Murata
CBST	10 nF, X7R ceramic	Murata
R2	316k, Resistor, Chip, 1/10W, 1%	Vishay-Dale
R1	100k, Resistor, Chip, 1/10W, 1%	Vishay-Dale

8.2.1.2.1 Programming The Output Voltage

The TPS61230A's output voltage need to be programmed via an external voltage divider to set the desired output voltage.

An external resistor divider is used, as shown in [公式 4](#). By selecting R1 and R2, the output voltage is programmed to the desired value. When the output voltage is regulated, the typical voltage at the FB pin is V_{FB} . The following equation can be used to calculate R1 and R2.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 1.195V \times \left(1 + \frac{R1}{R2}\right) \quad (4)$$

R2 is typically around 100k Ω to ensure that the current flowing through R2 is at least 100 times larger than FB pin leakage current. Changing R2 towards a lower value increases the robustness against noise injection. Changing the R2 towards higher values reduces the quiescent current for achieving highest efficiency at low load currents.

For the fixed output voltage version, the FB pin must be tied to the output directly.

8.2.1.2.2 Inductor and Capacitor Selection

The second step is the selection of the inductor and capacitor components.

8.2.1.2.2.1 Inductor Selection

A boost converter requires two main passive components for storing energy during the conversion, an inductor and an output capacitor. It is advisable to select an inductor with a saturation current rating higher than the possible peak current flowing through the power FETs. The inductor peak current varies as a function of the load, the input and output voltages and is estimated using [公式 5](#).

$$I_{L(Peak)} = \frac{I_{OUT}}{(1-D) \times \eta} + \frac{1}{2} \times \frac{V_{IN} \times D}{L \times f_{SW}} \quad (5)$$

Where

η = Power conversion estimated efficiency

Selecting an inductor with the insufficient saturation performance can lead to the excessive peak current in the converter. This could eventually harm the device and reduce reliability. It's recommended to choose the saturation current for the inductor 20%~30% higher than the $I_{L(Peak)}$, from [公式 5](#). The following inductors are recommended to be used in designs.

表 5. List of Inductors

INDUCTANCE [μ H]	CURRENT RATING [A]	DC RESISTANCE [m Ω]	PART NUMBER	MANUFACTURER
1.0	9.0	12	744 383 560 10	Wurth
1.0	5.1	10.8	XFL4020-102MEB	Coilcraft

8.2.1.2.2.2 Output Capacitor Selection

For the output capacitor, it is recommended to use small X5R or X7R ceramic capacitors placed as close as possible to the V_{OUT} and GND pins of the IC. If, for any reason, the application requires the use of large capacitors which can not be placed close to the IC, using a smaller ceramic capacitor of 1 μ F in parallel to the large one is highly recommended. This small capacitor should be placed as close as possible to the V_{OUT} and GND pins of the IC.

Care must be taken when evaluating a capacitor's derating under bias. The bias can significantly reduce capacitance. Ceramic capacitors can loss as much as 50% of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance.

The ESR impact on the output ripple must be considered as well, if tantalum or electrolytic capacitors are used. Assuming there is enough capacitance such that the ripple due to the capacitance can be ignored, the ESR needed to limit the V_{Ripple} is:

$$V_{\text{Ripple}(\text{ESR})} = I_{L(\text{PEAK})} \times \text{ESR} \quad (6)$$

8.2.1.2.2.3 Input Capacitor Selection

Multilayer X5R or X7R ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors should be located as close as possible to the device. While a 10 μ F input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the V_{IN} pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. Additional "bulk" capacitance (electrolytic or tantalum) should in this circumstance be placed between C_{IN} and the power source to reduce the ringing that can occur between the inductance of the power source leads and C_{IN}.

8.2.1.2.3 Loop Stability, Feed Forward Capacitor

The third step is to check the loop stability. The stability evaluation is to look from a steady-state perspective at the following signals:


- Switching node, SW
- Inductor current, I_L
- Output ripple, V_{Ripple(OUT)}



When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

The load transient response is another approach to check the loop stability. During the load transient recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin.

As for the heavy load transient applications such as a 2 A load step transient, a feed forward capacitor in parallel with R1 is recommended. The feed forward capacitor increases the loop bandwidth by adding a zero.

8.2.1.3 TPS61230A 5-V Output Application Performance Plots





8.2.2 Systems Example - TPS61230A with Feed Forward Capacitor for Best Transient Response

As for the heavy load transient applications such as a 2 A load step transient, a feed forward capacitor in parallel with R1 is recommended. The feed forward capacitor increases the loop bandwidth by adding a zero. This results in a lower output voltage drop, as shown in . See Application Note [SLVA289](#) for the feed forward capacitor selection.




图 25. TPS61230A 5-V Output with Cff Typical Application

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.5 V and 4.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 μ F is a typical choice.

10 Layout

10.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at the GND pin of the IC. The most critical current path for all boost converters is from the switching FET, through the synchronous FET, then the output capacitors, and back to ground of the switching FET. Therefore, the output capacitors and their traces should be placed on the same board layer as the IC and as close as possible between the IC's VOUT and GND pin.

See [图 26](#) for the recommended layout.

10.2 Layout Example




图 26. Layout Recommendation

10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below.

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters in the dissipation ratings table please check the *Thermal Characteristics Application Note (SZZA017)* and the *IC Package Thermal Metrics Application Note (SPRA953)*.

11 器件和文档支持

11.1 器件支持

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档：

- 《散热特性应用手册》（文献编号：[SZZA017](#)）
- 《IC 封装热指标应用手册》（文献编号：[SPRA953](#)）

11.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E 是 Texas Instruments 的一个商标。

All other trademarks are the property of their respective owners.

11.6 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

11.7 术语表

[SLYZ022 — TI 术语表](#)

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS61230ARNSR	Active	Production	VQFN-HR (RNS) 7	3000 LARGE T&R	Yes	Call TI Sn	Level-1-260C-UNLIM	-40 to 125	12EI
TPS61230ARNSR.A	Active	Production	VQFN-HR (RNS) 7	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	12EI
TPS61230ARNST	Active	Production	VQFN-HR (RNS) 7	250 SMALL T&R	Yes	Call TI Sn	Level-1-260C-UNLIM	-40 to 125	12EI
TPS61230ARNST.A	Active	Production	VQFN-HR (RNS) 7	250 SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	12EI

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE OUTLINE

RNS0007A



VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4222253/A 09/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RNS0007A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222253/A 09/2015

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

RNS0007A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
PAD 5: 79%, PADS 6 & 7: 85%
SCALE:30X

4222253/A 09/2015

NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

版权所有 © 2025 , 德州仪器 (TI) 公司