采用 2.0mm x 2.5mm VQFN 封装的 TPS61089x 12.6V、7A 完全集成的同步升压转换器

1 特性

- 输入电压范围：2.7 V 至 12 V
- 输出电压范围：4.5 V 至 12.6 V
- 效率高达 90%（V_{IN} = 3.3V、V_{OUT} = 9V 且 I_{OUT} = 2A 时）
- 针对高脉冲电流的电阻可编程峰值电流限值高达 10A
- 可调开关频率：200kHz 至 2.2MHz
- 4ms 内置软启动时间
- 轻负载下采用 PFM 运行模式 (TPS61089)
- 轻负载下采用强制 PWM 运行模式 (TPS610891)
- 在 13.2V 时提供内部输出过压保护
- 逐周期过流保护
- 热关断
- 2.00mm × 2.50mm VQFN HotRod™ 封装
- 使用 TPS61089x 并借助 WEBENCH® Power Designer 创建定制设计方案

2 应用

- Bluetooth™ 扬声器
- 快充移动电源
- 便携式刷卡机 (POS) 终端

3 说明

TPS61089x 代表 TPS61089 和 TPS610891。TPS61089x 是一款全集成同步升压转换器，带有

19mΩ 主电源开关和 27mΩ 整流器开关。该器件可以为便携式设备提供高效率小型电源解决方案。TPS61089x 具有 2.7V 至 12V 的宽输入电压范围，可支持由单节或两节锂离子/锂聚合物电池供电的应用。TPS61089x 具备 7A 持续开关电流能力，能够提供高达 12.6V 的输出电压。

TPS61089x 采用自适应恒定关断时间峰值电流控制拓扑结构调节输出电压。在中等到重负载条件下，TPS61089x 以 PWM 模式工作。在轻载条件下，TPS61089 以可提升效率的脉频调制 (PFM) 模式工作，而 TPS610891 仍以可避免因开关频率较低而引发应用问题的 PWM 模式工作。PWM 模式下的开关频率可在 200kHz 至 2.2MHz 之间调节。TPS61089x 还内置 4ms 软启动功能和可调节开关电流峰值限制功能。此外，该器件还提供 13.2V 输出过压保护、逐周期过流保护和热关断保护。

TPS61089x 采用极其紧凑的 2.0mm × 2.5mm、11 引脚 VQFN 封装。

器件信息表

器件型号	封装[1]	封装尺寸（标称值）
TPS61089x	VQFN (11)	2.00mm x 2.50mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

典型应用电路

English Data Sheet: SLVSD38

Table of Contents

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision B (July 2016) to Revision C (August 2021)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式。	1
• 更正了整个文档中的语法和数值格式	1
• 添加了 WEBENCH 链接	1

Changes from Revision A (April 2016) to Revision B (July 2016)	Page
• Changed x axis in	7
• Changed x axis in	7

5 Device Comparison Table

PART NUMBER	OPERATION MODE AT LIGHT LOAD
TPS61089RNR	PFM
TPS610891RNR[1]	Forced PWM

(1)   Product Preview. Contact TI factory for more information.

Product Folder Links: *TPS61089 TPS610891*

6 Pin Configuration and Functions

图 6-1. 11-Pin VQFN With Thermal Pad RNR Package (Top View)

表 6-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NUMBER		
FSW	1	I	The switching frequency is programmed by a resister between this pin and the SW pin.
VCC	2	O	Output of the internal regulator. A ceramic capacitor of more than 1.0 µF is required between this pin and ground.
FB	3	I	Output voltage feedback
COMP	4	O	Output of the internal error amplifier. The loop compensation network should be connected between this pin and the GND pin.
GND	5	PWR	Ground
VOUT	6	PWR	Boost converter output
EN	7	I	Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode.
ILIM	8	O	Adjustable switching peak current limit. An external resister should be connected between this pin and the GND pin.
VIN	9	I	IC power supply input
BOOT	10	O	Power supply for high-side MOSFET gate driver. A capacitor must be connected between this pin and the SW pin
SW	11	PWR	The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.

Product Folder Links: *TPS61089 TPS610891*

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)[1]

		MIN	MAX	UNIT
Voltage at terminals[2]	BOOT	−0.3	SW + 7	V
	VIN, SW, FSW, VOUT	−0.3	14.5	
	EN, VCC, COMP	−0.3	7	
	ILIM, FB	−0.3	3.6	
Operating junction temperature, T_J		−40	150	°C
Storage temperature, T_{stg}		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins [1]	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins [2]	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input voltage range	2.7		12	V
V_{OUT}	Output voltage range	4.5		12.6	V
L	Inductance, effective value	0.47	2.2	10	µH
C_{IN}	Input capacitance, effective value	10			µF
C_O	Output capacitance, effective value	10	47	1000	µF
T_J	Operating junction temperature	−40		125	°C

7.4 Thermal Information

THERMAL METRIC[1]		TPS61089x RNR (VQFN) 11 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	9.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	0.7	°C/W
$R_{\theta JA(EVM)}$ [2]	Junction-to-ambient thermal resistance on EVM	39.2	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Product Folder Links: *TPS61089 TPS610891*

(2)   The EVM board is a 4-layer PCB of 76-mm x 52-mm size. The copper thickness of top layer and bottom layer is 2 oz. The copper thickness of inner layers is 1 oz.

7.5 Electrical Characteristics

V_{IN} = 2.7 V to 5.5 V, V_{OUT} = 9 V, T_J = $-$40°C to 125°C. Typical values are at T_J = 25°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_{IN}	Input voltage range		2.7		12	V
V_{IN_UVLO}	Input voltage undervoltage lockout (UVLO) threshold	V_{IN} rising			2.7	V
		V_{IN} falling		2.4	2.5	V
V_{IN_HYS}	VIN UVLO hysteresis			200		mV
V_{CC}	VCC regulation voltage	I_{CC} = 2 mA, V_{IN} = 8 V		5.8		V
V_{CC_UVLO}	VCC UVLO threshold	V_{CC} falling		2.1		V
I_Q	Quiescent current into VIN pin	IC enabled, No load, V_{IN} = 2.7 V to 5.5 V, V_{FB} = 1.3 V, V_{OUT} = 12 V, T_J ⩽ 85°C		1	3	µA
	Quiescent current into VOUT pin	IC enabled, No load, V_{IN} = 2.7 V to 5.5 V, V_{FB} = 1.3 V, V_{OUT} = 12 V, T_J ⩽ 85°C		100	180	µA
I_{SD}	Shutdown current into VIN pin	IC disabled, V_{IN} = 2.7 V to 5.5 V, T_J ⩽ 85°C		1	3	µA
OUTPUT						
V_{OUT}	Output voltage range		4.5		12.6	V
V_{REF}	Reference voltage at FB pin	PWM mode	1.188	1.212	1.236	V
		PFM mode		1.224		V
I_{FB_LKG}	Leakage current into FB pin	V_{FB} = 1.2 V			100	nA
V_{OVP}	Output overvoltage protection threshold	V_{OUT} rising	12.7	13.2	13.6	V
V_{OVP_HYS}	Output overvoltage protection hysteresis	V_{OUT} falling below V_{OVP}		0.25		V
t_{SS}	Soft startup time	C_{OUT}(effective) = 47 µF, I_{OUT} = 0 A	2	4	6	ms
ERROR AMPLIFIER						
I_{SINK}	COMP pin sink current	V_{FB} = V_{REF} + 200 mV, V_{COMP} = 1.9 V		20		µA
I_{SOURCE}	COMP pin source current	V_{FB} = V_{REF} $-$ 200 mV, V_{COMP} = 1.9 V		20		µA
V_{CCLP_H}	High clamp voltage at the COMP pin	V_{FB} = 1 V, R_{ILIM} = 127 kΩ		2.3		V
V_{CCLP_L}	Low clamp voltage at the COMP pin	V_{FB} = 1.4 V, R_{ILIM} = 127 kΩ		1.4		V
G_{EA}	Error amplifier transconductance	V_{COMP} = 1.9 V		190		µS
POWER SWITCH						
$R_{DS(on)}$	High-side MOSFET on-resistance	V_{CC} = 6 V		27	44	mΩ
	Low-side MOSFET on-resistance	V_{CC} = 6 V		19	31	mΩ
SWITCHING FREQUENCY						
f_{SW}	Switching frequency	R_{FSW} = 301 kΩ		500		kHz
		R_{FSW} = 46.4 kΩ		2000		kHz
t_{ON_min}	Minimum on time	V_{CC} = 6 V		90	180	ns
CURRENT LIMIT						
I_{LIM}	Peak switch current limit, TPS61089	R_{ILIM} = 127 kΩ	7.3	8.1	8.9	A
		R_{ILIM} = 100 kΩ	9.0	10	11	A
V_{ILIM}	Internal reference voltage at ILIM pin			1.212		V
EN LOGIC INPUT						
V_{EN_H}	EN Logic high threshold				1.2	V
V_{EN_L}	EN Logic Low threshold		0.4			V
R_{EN}	EN pulldown resistor			800		kΩ
PROTECTION						
T_{SD}	Thermal shutdown threshold	T_J rising		150		°C
T_{SD_HYS}	Thermal shutdown hysteresis	T_J falling below T_{SD}		20		°C

Product Folder Links: *TPS61089 TPS610891*

7.6 Typical Characteristics

V_{IN} = 3.6 V, V_{OUT} = 9 V, T_J = 25°C, unless otherwise noted

图 7-1. Load Efficiency with Different Input Voltage

图 7-2. Load Efficiency with Different Output Voltage

图 7-3. Switching Peak Current Limit Setting


图 7-4. Switching Frequency Setting

图 7-5. Reference Voltage vs Temperature

图 7-6. Quiescent Current vs Temperature

Product Folder Links: *TPS61089 TPS610891*

图 7-7. **Shutdown Current vs Temperature**

Product Folder Links: *TPS61089 TPS610891*

8 Detailed Description

8.1 Overview

The TPS61089x is a synchronous boost converter, integrating a 19-mΩ main power switch and a 27-mΩ rectifier switch with adjustable switch current up to 10 A. It is capable to output continuous power more than 18 W from input of a single cell Lithium-ion battery or two-cell Lithium-ion batteries in series. The TPS61089x operates at a quasi-constant frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load current, the TPS61089 operates in PFM mode and the TPS610891 operates in forced PWM (FPWM) mode. The PFM mode brings high efficiency over the entire load range, and the FPWM mode can avoid the acoustic noise and switching frequency interference at light load. The converter uses the constant off-time peak current mode control scheme, which provides excellent line and load transient response with minimal output capacitance. The external loop compensation brings flexibility to use different inductors and output capacitors. The TPS61089x supports adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The device implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The current limit is set by an external resistor.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Undervoltage Lockout (UVLO)

An undervoltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO threshold of 2.5 V. A hysteresis of 200 mV is added so that the device cannot be enabled again until the input voltage goes up to 2.7 V. This function is implemented to prevent the device from malfunctioning when the input voltage is between 2.5 V and 2.7 V.

8.3.2 Enable and Disable

When the input voltage is above maximal UVLO rising threshold of 2.7 V and the EN pin is pulled above the high threshold, the TPS61089x is enabled. When the EN pin is pulled below the low threshold, the TPS61089x goes into shutdown mode. The device stops switching in shutdown mode and consumes less than 3-µA current. Because of the body diode of the high-side rectifier FET, the input voltage goes through the body diode and appears at the VOUT pin at shutdown mode.

8.3.3 Soft Start

The TPS61089x implements the soft start function to reduce the inrush current during start-up. The TPS61089x begins soft start when the EN pin is pulled to logic high voltage. The soft start time is typically 4 ms.

8.3.4 Adjustable Switching Frequency

The TPS61089x features a wide adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61089x. Do not leave the FSW pin open. Use 方程式 1 to calculate the resistor value required for a desired frequency.

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$

(1)

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin
- C_{FREQ} = 24 pF
- f_{SW} is the desired switching frequency
- t_{DELAY} = 86 ns
- V_{IN} is the input voltage
- V_{OUT} is the output voltage

8.3.5 Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch turns off immediately as long as the peak switch current touches the limit. The peak inductor current can be set by selecting the correct external resistor value correlating with the required current limit. Use 方程式 2 to calculate the correct resistor value for the TPS61089.

$$I_{LIM} = \frac{1030000}{R_{ILIM}}$$

(2)

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground
- I_{LIM} is the switch peak current limit

For a typical current limit of 8 A, the resistor value is 127 kΩ for the TPS61089.

Product Folder Links: *TPS61089 TPS610891*

8.3.6 Overvoltage Protection

If the output voltage at the VOUT pin is detected above the overvoltage protection threshold of 13.2 V (typical value), the TPS61089x stops switching immediately until the voltage at the VOUT pin drops the hysteresis voltage lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

8.3.7 Thermal Shutdown

A thermal shutdown is implemented to prevent damage due to excessive heat and power dissipation. Typically, the thermal shutdown happens at the junction temperature of 150°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically 130°C, then the device starts switching again.

8.4 Device Functional Modes

8.4.1 Operation

The TPS61089x synchronous boost converter operates at a quasi-constant frequency pulse width modulation (PWM) in moderate to heavy load condition. Based on the V_{IN} to V_{OUT} ratio, a circuit predicts the required off-time of the switching cycle. At the beginning of each switching cycle, the low-side N-MOSFET switch, shown in 节 8.2, is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips, and turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Since the output voltage is higher than the input voltage, the inductor current decreases. The high-side switch is not turned off until the fixed off-time is reached. After a short dead-time duration, the low-side switch is turned on again and the switching cycle is repeated.

In light load condition, the TPS61089 implements PFM mode for applications requiring high efficiency at light load. And the TPS610891 implements forced PWM mode for applications requiring fixed switching frequency to avoid unexpected switching noise interference.

8.4.1.1 Forced PWM Mode

In forced PWM mode, the TPS610891 keeps the switching frequency unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor peak current down, delivering less power from input to output. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency will be low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency in light load condition.

8.4.1.2 PFM Mode

The TPS61089 improves the efficiency at light load with PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. Once the current through the high-side N-MOSFET is zero, the high-side MOSFET is turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of I_{LIM} / 10, the output of the error amplifier is clamped at this value and does not decrease any more. If the load current is smaller than what the TPS61089 delivers, the output voltage increases above the nominal setting output voltage. The TPS61089 extends its off time of the switching period to deliver less energy to the output and regulate the output voltage to 1.0% higher than the nominal setting voltage. With the PFM operation mode, the TPS61089 keeps the efficiency above 70% even when the load current decreases to 1 mA. At light load, the output voltage ripple is much smaller due to low peak inductor current. Refer to 图 8-1.

图 8-1. Output Voltage in PWM Mode and PFM Mode

9 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

9.1 Application Information

The TPS61089x is designed for outputting voltage up to 12.6 V with 7-A continuous switch current capability to deliver more than 18-W power. The TPS61089x operates at a quasi-constant frequency pulse-width modulation (PWM) in moderate to heavy load condition. In light load condition, the TPS61089 operates in PFM mode and the TPS610891 operates in forced PWM mode. The PFM mode brings high efficiency over entire load range, while PWM mode can avoid the acoustic noise as the switching frequency is fixed. In PWM mode, the TPS61089x converter uses the adaptive constant off-time peak current control scheme, which provides excellent transient line and load response with minimal output capacitance. The TPS61089x can work with a different inductor and output capacitor combination by external loop compensation. It also supports adjustable switching frequency ranging from 200 kHz to 2.2 MHz.

9.2 Typical Application

图 **9-1. TPS61089x Single Cell Li-ion Battery to 9-V/2-A Output Converter**

9.2.1 Design Requirements

表 **9-1. Design Parameters**

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage range	3.0 to 4.35 V
Output voltage	9 V
Output voltage ripple	100 mV peak to peak
Output current rating	2 A
Operating frequency	500 kHz
Operation mode at light load	PFM

Product Folder Links: *TPS61089 TPS610891*

9.2.2 Detailed Design Procedure

9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61089x device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

*   Run electrical simulations to see important waveforms and circuit performance
*   Run thermal simulations to understand board thermal performance
*   Export customized schematic and layout into popular CAD formats
*   Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

9.2.2.2 Setting Switching Frequency

The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61089x. The resistor value required for a desired frequency can be calculated using 方程式 3.

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$

(3)

where

* R_{FREQ} is the resistance connected between the FSW pin and the SW pin
* C_{FREQ} = 24 pF
* f_{SW} is the desired switching frequency
* t_{DELAY} = 86 ns
* V_{IN} is the input voltage
* V_{OUT} is the output voltage

9.2.2.3 Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Use 方程式 4 to calculate the correct resistor value:

$$I_{LIM} = \frac{1030000}{R_{ILIM}}$$

(4)

where

* R_{ILIM} is the resistance connected between the ILIM pin and ground
* I_{LIM} is the switching peak current limit

For a typical current limit of 8 A, the resistor value is 127 kΩ. Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 0.8 A lower than the value calculated by 方程式 4. The minimum current limit must be higher than the required peak switch current at the lowest input voltage and the highest output power to make sure the TPS61089x does not hit the current limit and still can regulate the output voltage in these conditions.

9.2.2.4 Setting Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in *TPS61089x Single Cell Li-ion Battery to 9-V/2-A Output Converter*). Typically, a minimum current of 10 μA flowing through the feedback divider gives good accuracy and noise covering. A resistor of less than 120 kΩ is typically selected for low-side resistor R2.

When the output voltage is regulated, the typical voltage at the FB pin is V_{REF}. Thus, the value of R1 is calculated as:

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}}$$

(5)

9.2.2.5 Inductor Selection

Because the selection of the inductor affects the steady state operation of the power supply, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The TPS61089x is designed to work with inductor values between 0.47 μH and 10 μH. A 0.47-μH inductor is typically available in a smaller or lower-profile package, while a 10-μH inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 10-μH inductor can maximize the controller's output current capability.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow 方程式 6 to 方程式 7 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with –30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in 方程式 6.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$

(6)

where

- V_{OUT} is the output voltage of the boost regulator
- I_{OUT} is the output current of the boost regulator
- V_{IN} is the input voltage of the boost regulator
- η is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple as in 方程式 7.

$$I_{PP} = \frac{1}{L \times \left(\dfrac{1}{V_{OUT} - V_{IN}} + \dfrac{1}{V_{IN}}\right) \times f_{SW}}$$

(7)

where

- I_{PP} is the inductor peak-to-peak ripple
- L is the inductor value
- f_{SW} is the switching frequency
- V_{OUT} is the output voltage

- V_{IN} is the input voltage

Therefore, the peak current, I_{Lpeak}, seen by the inductor is calculated with 方程式 8.

$$I_{Lpeak} = I_{DC} + \frac{I_{PP}}{2}$$

(8)

Set the current limit of the TPS61089x higher than the peak current I_{Lpeak}. Then select the inductor with saturation current higher than the setting current limit.

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the core loss of the inductor. The TPS61089x has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the DC resistance (DCR) of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI would recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductance of the inductor, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. 表 9-2 lists recommended inductors for the TPS61089x. Verify whether the recommended inductor can support the user's target application with the previous calculations and bench evaluation. In this application, the Sumida inductor CDMC8D28NP-1R8MC is selected for its small size and low DCR.

表 9-2. Recommended Inductors

PART NUMBER	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT / HEAT RATING CURRENT (A)	SIZE MAX (L × W × H mm)	VENDOR
CDMC8D28NP-1R8MC	1.8	12.6	9.4 / 9.3	9.5 x 8.7 x 3.0	Sumida
744311150	1.5	7.2	14.0 / 11.0	7.3 x 7.2 x 4.0	Wurth-Elektronik
744311220	2.2	12.5	13.0 / 9.0	7.3 × 7.2 × 4.0	Wurth-Elektronik
PIMB103T-2R2MS	2.2	9.0	16 / 13	11.2 × 10.3 × 3.0	Cyntec
PIMB065T-2R2MS	2.2	12.5	12 / 10.5	7.4 × 6.8 × 5.0	Cyntec

9.2.2.6 Input Capacitor Selection

For good input voltage filtering, TI recommends low-ESR ceramic capacitors. The VIN pin is the power supply for the TPS61089x. A 0.1-µF ceramic bypass capacitor is recommended as close as possible to the VIN pin of the TPS61089x. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1.0 µF is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasitic inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100 mV. Generally, 10-µF input capacitance is sufficient for most applications.

Note

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10-V rated 0805 capacitor with 10 µF can have an effective capacitance of less 5 µF at an output voltage of 5 V.

9.2.2.7 Output Capacitor Selection

For small output voltage ripple, TI recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22-μF ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Take care when evaluating a capacitor's derating under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance C_O:

$$V_{ripple\_dis} = \frac{(V_{OUT} - V_{IN\_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_O} \tag{9}$$

$$V_{ripple\_ESR} = I_{Lpeak} \times R_{ESR} \tag{10}$$

where

- V_{ripple_dis} is output voltage ripple caused by charging and discharging of the output capacitor.
- V_{ripple_ESR} is output voltage ripple caused by ESR of the output capacitor.
- V_{IN_MIN} is the minimum input voltage of boost converter.
- V_{OUT} is the output voltage.
- I_{OUT} is the output current.
- I_{Lpeak} is the peak current of the inductor.
- f_{SW} is the converter's switching frequency.
- R_{ESR} is the ESR of the output capacitors.

9.2.2.8 Loop Stability

The TPS61089x requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resistor R5, ceramic capacitors C5 and C6 is connected to the COMP pin.

The power stage small signal loop response of constant off time (COT) with peak current control can be modeled by 方程式 11.

$$G_{PS}(S) = \frac{R_O \times (1 - D)}{2 \times R_{sense}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{ESRZ}}\right)\left(1 - \frac{S}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2 \times \pi \times f_P}} \tag{11}$$

where

- D is the switching duty cycle
- R_O is the output load resistance
- R_{sense} is the equivalent internal current sense resistor, which is 0.08 Ω
- f_P is the pole's frequency
- f_{ESRZ} is the zero's frequency
- f_{RHPZ} is the right-half-plane-zero's frequency

The D, f_P, f_{ESRZ}, and f_{RHPZ} can be calculated by following equations:

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}} \tag{12}$$

where

- η is the power conversion efficiency

$$f_P = \frac{2}{2\pi \times R_O \times C_O} \tag{13}$$

where

- C_O is effective capacitance of the output capacitor

$$f_{ESRZ} = \frac{1}{2\pi \times R_{ESR} \times C_O} \tag{14}$$

where

- R_{ESR} is the equivalent series resistance of the output capacitor

$$f_{RHPZ} = \frac{R_O \times (1 - D)^2}{2\pi \times L} \tag{15}$$

The COMP pin is the output of the internal transconductance amplifier. 方程式 16 shows the small signal transfer function of compensation network.

$$Gc(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right)\left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)} \tag{16}$$

where

- G_{EA} is the amplifier's transconductance
- R_{EA} is the amplifier's output resistance
- V_{REF} is the refernce voltage at the FB pin
- V_{OUT} is the output voltage
- f_{COMP1}, f_{COMP2} are the poles' frequency of the compensation network
- f_{COMZ} is the zero's frequency of the compensation network

The next step is to choose the loop crossover frequency, f_C. The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, f_{SW}, or 1/5 of the RHPZ frequency, f_{RHPZ}.

At the crossover frequency, the loop gain is 1. Thus the value of R5 can be calculated by 方程式 17, then set the values of C5 and C6 (in TPS61089x Single Cell Li-ion Battery to 9-V/2-A Output Converter) by 方程式 18 and 方程式 19.

$$R5 = \frac{2\pi \times V_{OUT} \times R_{sense} \times f_C \times C_O}{(1 - D) \times V_{REF} \times G_{EA}} \tag{17}$$

where

- f_C is the selected crossover frequency

The value of C5 can be set by 方程式 18.

$$C5 = \frac{R_O \times C_O}{2R5}$$

(18)

The value of C6 can be set by 方程式 19.

$$C6 = \frac{R_{ESR} \times C_O}{R5}$$

(19)

If the calculated value of C6 is less than 10 pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output votlage ringing during the line and load transient.

9.2.3 Application Curves

V_{IN} = 3.6 V V_{OUT} = 9 V I_{OUT} = 2 A

图 9-2. Switching Waveforms in CCM

V_{IN} = 3.6 V V_{OUT} = 9 V I_{OUT} = 200 mA

图 9-3. Switching Waveforms in DCM

V_{IN} = 3.6 V V_{OUT} = 9 V I_{OUT} = 20 mA

图 9-4. Switching Waveforms in PFM Mode

图 9-5. Start-up Waveforms

Product Folder Links: *TPS61089 TPS610891*

图 **9-6. Shutdown Waveforms**

V_{IN} = 3.6 V V_{OUT} = 9V I_{OUT} = 1 A to 2 A

图 **9-7. Load Transient**

V_{IN} = 3.3 V to 4.0 V V_{OUT} = 9 V I_{OUT} = 2 A

图 **9-8. Line Transient**

Product Folder Links: *TPS61089 TPS610891*

## 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V to 12 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47 µF.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switching rise time and fall time are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs to be close to the VIN pin and GND pin to reduce the input supply current ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise time and fall time, and should be kept as short as possible. Therefore, the output capacitor needs not only to be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.

11.2 Layout Example

图 **11-1. Layout Example**

11.2.1 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using 方程式 20.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}}$$

(20)

where

- T_A is the maximum ambient temperature for the application
- $R_{\theta JA}$ is the junction-to-ambient thermal resistance given in the *Thermal Information* table

The TPS61089x comes in a thermally-enhanced VQFN package. The pads underneath the package improve the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and pad connection. Using thick PCB copper and soldering the SW pin, VOUT pin, and GND pin to large copper plate enhances the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

12 Device and Documentation Support

12.1 Device Support

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.1.2 Development Support

12.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61089x device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

12.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 *订阅更新* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

12.4 Trademarks

HotRod™ and TI E2E™ are trademarks of Texas Instruments.
WEBENCH® is a registered trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI 术语表　　　　本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要声明和免责声明

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS61089RNRR	Active	Production	VQFN-HR (RNR) | 11	3000 | LARGE T&R	Yes	Call TI | Sn	Level-1-260C-UNLIM	-40 to 125	ZGOI
TPS61089RNRR.A	Active	Production	VQFN-HR (RNR) | 11	3000 | LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	ZGOI
TPS61089RNRR.B	Active	Production	VQFN-HR (RNR) | 11	3000 | LARGE T&R	-	SN	Level-1-260C-UNLIM	-40 to 125	ZGOI
TPS61089RNRT	Active	Production	VQFN-HR (RNR) | 11	250 | SMALL T&R	Yes	Call TI | Sn	Level-1-260C-UNLIM	-40 to 125	ZGOI
TPS61089RNRT.A	Active	Production	VQFN-HR (RNR) | 11	250 | SMALL T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	ZGOI
TPS61089RNRT.B	Active	Production	VQFN-HR (RNR) | 11	250 | SMALL T&R	-	SN	Level-1-260C-UNLIM	-40 to 125	ZGOI

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

B

2.6
2.4

A

PIN 1 INDEX AREA

2.1
1.9

1 MAX

C

SEATING PLANE

0.05
0.00

0.08 C

0.7

2X 0.4
0.3

7X 0.45
0.25

5

6

4

7

2X 0.9
0.7

2X 1.5

PKG ₵

6X 0.5

0.9
0.7

1

11

10

0.45
0.25

SYMM ₵

(0.18)

8X 0.3
0.2

2X (0.25)

1.1
0.9

(0.2) TYP

0.1 Ⓜ C BⓈ AⓈ
0.05 Ⓜ C ALL PADS

4222143/A 08/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

LAND PATTERN EXAMPLE
SCALE:25X

0.05 MAX
ALL AROUND

METAL

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
PADS 1-4 & 7-10

0.05 MIN
ALL AROUND

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

SOLDER MASK
DEFINED
PADS 5,6 & 11

SOLDER MASK DETAILS

4222143/A   08/2015

NOTES: (continued)

3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

RNR0011A

SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
PADS 5 & 6: 90% - PAD 11: 79%
SCALE:30X

4222143/A   08/2015

NOTES: (continued)

5. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

重要通知和免责声明