







**TPS61023** ZHCSK97B - SEPTEMBER 2019 - REVISED AUGUST 2020

# 具有 0.5V 超低输入电压的 TPS61023 3.7A 升压转换器

# 1 特性

输入电压范围: 0.5V 至 5.5V

启动时的最小输入电压为 1.8V

输出电压设置范围: 2.2V 至 5.5V

两个 47mΩ (LS)/68mΩ (HS) MOSFET

• 3.7A 谷值开关电流限制

• V<sub>IN</sub> = 3.6V、V<sub>OUT</sub> = 5V 且 I<sub>OUT</sub> = 1.5A 时效率为

 V<sub>IN</sub> > 1.5V 时开关频率为 1MHz, V<sub>IN</sub> < 1V 时开关</li> 频率为 0.5MHz

V<sub>IN</sub> 和 SW 关断电流典型值为 0.1μA

在 - 40°C 至 +125°C 温度范围内,基准电压精度 为 ±2.5%

• 轻负载下采用自动 PFM 运行模式

V<sub>IN</sub> > V<sub>OUT</sub> 时切换为直通模式

• 在关断期间真正断开输入域输出之间的连接

输出过压和热关断保护

输出短路保护

1.2mm × 1.6mm SOT563 (DRL) 6 引脚封装

# 2 应用

电子货架标签

可视门铃

远程控制器

# 3 说明

TPS61023 器件是一款具有 0.5V 超低输入电压的同步 升压转换器。该器件可以为由多种电池和超级电容器供 电的便携式设备和智能设备提供电源解决方案。在整个 温度范围内, TPS61023 的谷值开关电流限制典型值为 3.7A。在 0.5V 至 5.5V 的宽输入电压范围内, TPS61023 支持超级电容器备用电源应用,这可能导致 超级电容器深度放电。


当输入电压高于 1.5V 时, TPS61023 的工作频率为 1MHz。当输入电压低于 1.5V 甚至降至 1V 时,开关频 率逐渐降至 0.5MHz。TPS61023 在轻负载情况下会进 入省电模式 (PFM),以便在整个负载电流范围内保持 高效率。在轻负载条件下, TPS61023 通过 VouT 消耗 20μA 的静态电流。在关断期间, TPS61023 与输入电 源完全断开,仅消耗 0.1µA 的电流,以实现较长的电 池寿命。TPS61023 具有 5.7V 输出过压保护、输出短 路保护和热关断保护。

TPS61023 采用 1.2mm × 1.6mm SOT563 (DRL) 封 装,最大限度地减少了外部组件的数量,因而拥有非常 小巧的解决方案尺寸。

# 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 ( 标称值 )		
TPS61023	SOT563 (6)	1.20mm × 1.60mm		

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附



典型应用电路



# **Table of Contents**

1 特性	1	8.1 Application Information	12
2 应用	1	8.2 Typical Application	
3 说明		9 Power Supply Recommendations	18
4 Revision History		10 Layout	19
5 Pin Configuration and Functions		10.1 Layout Guidelines	
Pin Functions		10.2 Layout Example	
6 Specifications		10.3 Thermal Considerations	
6.1 Absolute Maximum Ratings		11 Device and Documentation Support	<mark>2</mark> 1
6.2 ESD Ratings		11.1 Device Support	<mark>2</mark> 1
6.3 Recommended Operating Conditions		11.2 接收文档更新通知	<mark>2</mark> 1
6.4 Thermal Information		11.3 支持资源	<mark>2</mark> 1
6.5 Electrical Characteristics	5	11.4 Trademarks	<mark>2</mark> 1
6.6 Typical Characteristics	6	11.5 静电放电警告	<mark>2</mark> 1
7 Detailed Description		11.6 术语表	<mark>2</mark> 1
7.1 Overview	8	12 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram	8	Information	<mark>2</mark> 1
7.3 Feature Description	9	12.1 Package Option Addendum	
7.4 Device Functional Modes	10	12.2 Tape and Reel Information	
8 Application and Implementation	12	•	

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (October 2019) to Revision B (August 2020)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式。	1
• Changed unit in 🗵 6-6 to μ A	
• Changed 80 mA to 800 mA in 图 8-7	
Changes from Revision * (September 2019) to Revision A (October 2019)	Page
• 将"产品状态"更改为"量产数据"以说明"量产"版本	1



# **5 Pin Configuration and Functions**




图 5-1. DRL Package 6-Pin SOT563 Top View

# **Pin Functions**

	PIN NO. NAME		PIN I/O		DESCRIPTION
NO.			DESCRIPTION		
1	FB	I	Voltage feedback of adjustable output voltage		
2	EN	I	Enable logic input. Logic high voltage enables the device. Logic low voltage disables the device and turns it into shutdown mode.		
3	VIN	I	IC power supply input		
4	GND	PWR	Ground pin of the IC		
5	SW	PWR	The switch pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.		
6	VOUT	PWR	Boost converter output		



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN, EN, FB, SW, VOUT	- 0.3	7	V
Voltage range at terminals <sup>(2)</sup>	SW spike at 10ns	- 0.7	8	V
	SW spike at 1ns	- 0.7	9	V
Operating junction temperature, T <sub>J</sub>		- 40	150	°C
Storage temperature, T <sub>stg</sub>	- 65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	\
V <sub>(ESD)</sub>	Liectrostatic discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage range	0.5		5.5	V
V <sub>OUT</sub>	Output voltage setting range	2.2		5.5	V
L	Effective inductance range	0.37	1.0	2.9	μΗ
C <sub>IN</sub>	Effective input capacitance range	1.0	4.7		μF
C <sub>OUT</sub>	Effective output capacitance range	4	10	1000	μF
TJ	Operating junction temperature	- 40		125	°C

#### 6.4 Thermal Information

		TPS61023	TPS61023	
	THERMAL METRIC <sup>(1)</sup>	DRL (SOT563) - 6 PINS	DRL (SOT563) - 6 PINS	UNIT
		Standard	EVM <sup>(2)</sup>	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	142.7	91.4	°C/W
R <sub>0</sub> JC	Junction-to-case thermal resistance	55.7	N/A	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	31.0	N/A	°C/W
Ψ ЈТ	Junction-to-top characterization parameter	1.4	5.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	30.7	38.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

Product Folder Links: TPS61023

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

<sup>(2)</sup> Measured on TPS61023EVM, 4-layer, 2oz copper 50mm×38mm PCB.



# **6.5 Electrical Characteristics**

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 3.6 V and  $V_{OUT}$  = 5.0 V. Typical values are at  $T_J$  = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUF	PPLY					
V <sub>IN</sub>	Input voltage range		0.5		5.5	V
		V <sub>IN</sub> rising		1.7	1.8	V
V <sub>IN_UVLO</sub>	Under-voltage lockout threshold	No continue		V		
	Quiescent current into VIN pin	1.8 V to 5.5 V, $V_{FB} = V_{REF} + 0.1 V$ , $T_{J}$ up		0.9	3.0	μА
I <sub>SD</sub> OUTPUT  V <sub>OUT</sub>	Quiescent current into VOUT pin	$2.2 \text{ V to } 5.5 \text{ V}, \text{ V}_{FB} = \text{V}_{REF} + 0.1 \text{ V}, \text{ T}_{J} \text{ up}$		20	30	μА
I <sub>SD</sub>	Shutdown current into VIN and SW pin	IC disabled, V <sub>IN</sub> = V <sub>SW</sub> = 3.6 V, T <sub>J</sub> = 25°C		0.1	0.2	μA
OUTPUT						
V <sub>OUT</sub>	Output voltage setting range		2.2		5.5	V
	B. ( " " " " " " " " " " " " " " " " " "	PWM mode	580	595	610	mV
$V_{REF}$	Reference voltage at the FB pin	PFM mode	585	601		mV
V <sub>OVP</sub>	Output over-voltage protection threshold	V <sub>OUT</sub> rising	5.5	5.7	6.0	V
V <sub>OVP_HYS</sub>	Over-voltage protection hysteresis			0.1		V
1	Lookago ourrent at ED nin	T <sub>J</sub> = 25°C		4	20	nA
I <sub>FB_LKG</sub>	Leakage current at FB pin	T <sub>J</sub> = 125°C		6		nA
I <sub>VOUT_LKG</sub>	Leakage current into VOUT pin		1		3	μΑ
t <sub>SS</sub>	Soft startup time	V <sub>IN</sub> = 2.5 V, V <sub>OUT</sub> = 5.0 V, C <sub>OUT_EFF</sub> =		700		μs
POWER SWI	ІТСН				'	
5	High-side MOSFET on resistance	V <sub>OUT</sub> = 5.0 V		68		mΩ
R <sub>DS(on)</sub>	Low-side MOSFET on resistance	V <sub>OUT</sub> = 5.0 V		47		mΩ
,	0	V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 5.0 V, PWM mode		1.0		MHz
f <sub>SW</sub>	Switching frequency	V <sub>IN</sub> = 1.0 V, V <sub>OUT</sub> = 5.0 V, PWM mode		0.5		MHz
t <sub>ON_min</sub>	Minimum on time		40	96	130	ns
t <sub>OFF_min</sub>	Minimum off time			80	120	ns
I <sub>LIM_SW</sub>	Valley current limit	V <sub>IN</sub> = 3.6 V, V <sub>OUT</sub> = 5.0 V	2.7	3.7		Α
	Dro shares surrent	V <sub>IN</sub> = 1.8 - 5.5 V, V <sub>OUT</sub> < 0.4 V	200	350		mA
I <sub>LIM_CHG</sub>	Pre-charge current	V <sub>IN</sub> = 2.4 V, V <sub>OUT</sub> = 2.15 V	750	1200		mA
LOGIC INTE	RFACE				'	
V <sub>EN_H</sub>	EN logic high threshold	V <sub>IN</sub> > 1.8 V or V <sub>OUT</sub> > 2.2 V			1.2	V
V <sub>EN_L</sub>	EN logic low threshold	V <sub>IN</sub> > 1.8 V or V <sub>OUT</sub> > 2.2 V	0.35	0.42	0.45	V
PROTECTIO	N				'	
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		150		°C
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis	T <sub>J</sub> falling below T <sub>SD</sub>		20		°C

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



# **6.6 Typical Characteristics**

 $V_{IN}$  = 3.6 V,  $V_{OUT}$  = 5 V,  $T_J$  = 25°C, unless otherwise noted




图 6-1. Load Efficiency With Different Input






图 6-2. Load Efficiency With Different Output



 $V_{IN}$  = 1.8 V, 3.0 V, 3.6 V, 4.2 V;  $V_{OUT}$  = 5 V



 $V_{IN}$  = 3.6 V;  $V_{OUT}$  = 0.1 V to 3.3 V

# 图 6-3. Load Regulation








图 6-5. Reference Voltage vs Temperature



 $V_{IN}$  = 1.8 V, 3.6 V 4.5 V;  $V_{OUT}$  = 5 V,  $T_{J}$  =  $-40^{\circ}$ C to +125°C, No switching

图 6-6. Quiescent Current into VIN vs Temperature

Submit Document Feedback



 $V_{IN}$  = 1.8 V;  $V_{OUT}$  = 2.2 V, 3.6 V, 5 V,  $T_{J}$  =  $-40^{\circ}$ C to +125°C, No switching

# 图 6-7. Quiescent Current into VOUT vs Temperature






图 6-9. Switching Frequency vs Input Voltage




 $V_{IN} = V_{SW} = 1.8 \text{ V}, 3.6 \text{ V}, 4.5 \text{ V}, 5 \text{ V}; V_{OUT} = 0 \text{ V}; T_{J} = -40^{\circ}\text{C}$ to +125°C

#### 图 6-8. Shutdown Current vs Temperature



 $V_{IN}$  = 1.8 V, 2.4 V, 3.6 V, 4.5 V;  $V_{OUT}$  = 0 V;  $T_{J}$  = -40°C to +125°C

# 图 6-10. EN Rising Threshold vs Temperature



 $V_{IN}$  = 1.8 V, 2.4 V, 3.6 V, 4.5 V;  $V_{OUT}$  = 0 V;  $T_{J}$  =  $-40^{\circ}$ C to +125°C

图 6-11. EN Falling Threshold vs Temperature

Copyright © 2021 Texas Instruments Incorporated


Submit Document Feedback

# 7 Detailed Description

# 7.1 Overview

The TPS61023 synchronous step-up converter is designed to operate from an input voltage supply range between 0.5 V and 5.5 V with 3.7-A (typical) valley switch current limit. The TPS61023 typically operates at a quasi-constant frequency pulse width modulation (PWM) at moderate to heavy load currents. The switching frequency is 1 MHz when the input voltage is above 1.5 V. The switching frequency reduces down to 0.5 MHz gradually when the input voltage goes down from 1.5 V to 1 V and keeps at 0.5 MHz when the input voltage is below 1 V. At light load conditions, the TPS61023 converter operates in power-save mode with pulse frequency modulation (PFM). During PWM operation, the converter uses adaptive constant on-time valley current mode control scheme to achieve excellent line regulation and load regulation and allows the use of a small inductor and ceramic capacitors. Internal loop compensation simplifies the design process while minimizing the number of external components.

# 7.2 Functional Block Diagram



Submit Document Feedback

# 7.3 Feature Description

# 7.3.1 Undervoltage Lockout

The TPS61023 has a built-in undervoltage lockout (UVLO) circuit to ensure the device working properly. When the input voltage is above the UVLO rising threshold of 1.8 V, the TPS61023 can be enabled to boost the output voltage. After the TPS61023 starts up and the output voltage is above 2.2 V, the TPS61023 works with input voltage as low as 0.5 V.

#### 7.3.2 Enable and Soft Start

When the input voltage is above the UVLO rising threshold and the EN pin is pulled to a voltage above 1.2 V, the TPS61023 is enabled and starts up. At the beginning, the TPS61023 charges the output capacitors with a current of about 350 mA when the output voltage is below 0.4 V. When the output voltage is charged above 0.4 V, the output current is changed to having output current capability to drive the 2- $\Omega$  resistance load. After the output voltage reaches the input voltage, the TPS61023 starts switching, and the output voltage ramps up further. The typical start-up time is 700  $\mu$ s accounting from EN high to output reaching target voltage for the application with input voltage is 2.5 V, output voltage is 5 V, output effective capacitance is 10  $\mu$ F, and no load. When the voltage at the EN pin is below 0.4 V, the internal enable comparator turns the device into shutdown mode. In the shutdown mode, the device is entirely turned off. The output is disconnected from input power supply.

# 7.3.3 Switching Frequency

The TPS61023 switches at a quasi-constant 1-MHz frequency when the input voltage is above 1.5 V. When the input voltage is lower than 1.5 V, the switching frequency is reduced gradually to 0.5 MHz to improve the efficiency and get higher boost ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.5 MHz.

#### 7.3.4 Current Limit Operation

The TPS61023 uses a valley current limit sensing scheme. Current limit detection occurs during the off-time by sensing of the voltage drop across the synchronous rectifier.

When the load current is increased such that the inductor current is above the current limit within the whole switching cycle time, the off-time is increased to allow the inductor current to decrease to this threshold before the next on-time begins (so called frequency foldback mechanism). When the current limit is reached, the output voltage decreases during further load increase.

The maximum continuous output current  $(I_{OUT(LC)})$ , before entering current limit (CL) operation, can be defined by 方程式 1.

$$I_{OUT(CL)} = (1-D) \times \left(I_{LIM} + \frac{1}{2}\Delta I_{L(P-P)}\right)$$
(1)

#### where

- · D is the duty cycle
- ∆ I<sub>L(P-P)</sub> is the inductor ripple current

The duty cycle can be estimated by 方程式 2.

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}}$$
 (2)

# where

- V<sub>OUT</sub> is the output voltage of the boost converter
- V<sub>IN</sub> is the input voltage of the boost converter
- n is the efficiency of the converter, use 90% for most applications

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

The peak-to-peak inductor ripple current is calculated by 方程式 3.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}}$$
(3)

where

- · L is the inductance value of the inductor
- f<sub>SW</sub> is the switching frequency
- · D is the duty cycle
- V<sub>IN</sub> is the input voltage of the boost converter

#### 7.3.5 Pass-Through Operation

When the input voltage is higher than the setting output voltage, the output voltage is higher than the target regulation voltage. When the output voltage is 101% of the setting target voltage, the TPS61023 stops switching and fully turns on the high-side PMOS FET. The device works in pass-through mode. The output voltage is the input voltage minus the voltage drop across the DCR of the inductor and the  $R_{DS(on)}$  of the PMOS FET. When the output voltage drops below the 97% of the setting target voltage as the input voltage declines or the load current increases, the TPS61023 resumes switching again to regulate the output voltage.

# 7.3.6 Overvoltage Protection

The TPS61023 has an output overvoltage protection (OVP) to protect the device if the external feedback resistor divider is wrongly populated. When the output voltage is above 5.7 V typically, the device stops switching. Once the output voltage falls 0.1 V below the OVP threshold, the device resumes operating again.

#### 7.3.7 Output Short-to-Ground Protection

The TPS61023 starts to limit the output current when the output voltage is below 1.8 V. The lower the output voltage reaches, the smaller the output current is. When the VOUT pin is short to ground, and the output voltage becomes less than 0.4 V, the output current is limited to approximately 350 mA. Once the short circuit is released, the TPS61023 goes through the soft start-up again to the regulated output voltage.

#### 7.3.8 Thermal Shutdown

The TPS61023 goes into thermal shutdown once the junction temperature exceeds 150°C. When the junction temperature drops below the thermal shutdown recovery temperature, typically 130°C, the device starts operating again.

# 7.4 Device Functional Modes

The TPS61023 has two switching operation modes, PWM mode in moderate to heavy load conditions and power save mode with pulse frequency modulation (PFM) in light load conditions.

#### **7.4.1 PWM Mode**

The TPS61023 uses a quasi-constant 1.0-MHz frequency pulse width modulation (PWM) at moderate to heavy load current. Based on the input voltage to output voltage ratio, a circuit predicts the required on-time. At the beginning of the switching cycle, the NMOS switching FET. The input voltage is applied across the inductor and the inductor current ramps up. In this phase, the output capacitor is discharged by the load current. When the on-time expires, the main switch NMOS FET is turned off, and the rectifier PMOS FET is turned on. The inductor transfers its stored energy to replenish the output capacitor and supply the load. The inductor current declines because the output voltage is higher than the input voltage. When the inductor current hits the valley current threshold determined by the output of the error amplifier, the next switching cycle starts again.

The TPS61023 has a built-in compensation circuit that can accommodate a wide range of input voltage, output voltage, inductor value, and output capacitor value for stable operation.

Submit Document Feedback

#### 7.4.2 Power-Save Mode

The TPS61023 integrates a power-save mode with PFM to improve efficiency at light load. When the load current decreases, the inductor valley current set by the output of the error amplifier no longer regulates the output voltage. When the inductor valley current hits the low limit, the output voltage exceeds the setting voltage as the load current decreases further. When the FB voltage hits the PFM reference voltage, the TPS61023 goes into the power-save mode. In the power-save mode, when the FB voltage rises and hits the PFM reference voltage, the device continues switching for several cycles because of the delay time of the internal comparator — then it stops switching. The load is supplied by the output capacitor, and the output voltage declines. When the FB voltage falls below the PFM reference voltage, after the delay time of the comparator, the device starts switching again to ramp up the output voltage.




图 7-1. Output Voltage in PWM Mode and PFM Mode

# 8 Application and Implementation

#### Note

以下应用部分的信息不属于 TI 组件规范, TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

# 8.1 Application Information

The TPS61023 is a synchronous boost converter designed to operate from an input voltage supply range between 0.5 V and 5.5 V with a typically 3.7-A valley switch current limit. The TPS61023 typically operates at a quasi-constant 1-MHz frequency PWM at moderate-to-heavy load currents when the input voltage is above 1.5 V. The switching frequency changes to 0.5 MHz gradually with the input voltage changing from 1.5 V to 1 V for better efficiency and high step-up ratio. When the input voltage is below 1 V, the switching frequency is fixed at a quasi-constant 0.5 MHz. At light load currents, the TPS61023 converter operates in power-save mode with PFM to achieve high efficiency over the entire load current range.

# 8.2 Typical Application

The TPS61023 provides a power supply solution for portable devices powered by batteries or backup applications powered by super-capacitors. With typical 3.7-A switch current capability, the TPS61023 can output 5 V and 1.5 A from a single-cell Li-ion battery.




图 8-1. Li-ion Battery to 5-V Boost Converter

# 8.2.1 Design Requirements

The design parameters are listed in  $\frac{1}{8}$  8-1.

表 8-1. Design Parameters

PARAMETERS	VALUES
Input voltage	2.7 V to 4.35 V
Output voltage	5 V
Output current	1.5 A
Output voltage ripple	±50 mV

Product Folder Links: TPS61023

# 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in  $\[ 8 \]$  8-1). When the output voltage is regulated, the typical voltage at the FB pin is  $V_{REF}$ . Thus the resistor divider is determined by 方程式 4.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$
(4)

#### where

- V<sub>OUT</sub> is the regulated output voltage
- · V<sub>REF</sub> is the internal reference voltage at the FB pin

For the best accuracy, should be kept R2 smaller than 300 k $\Omega$  to ensure the current flowing through R2 is at least 100 times larger than the FB pin leakage current. Changing R2 towards a lower value increases the immunity against noise injection. Changing the R2 towards a higher value reduces the quiescent current for achieving highest efficiency at low load currents.

#### 8.2.2.2 Inductor Selection

Because the selection of the inductor affects steady-state operation, transient behavior, and loop stability. The inductor is the most important component in power regulator design. There are three important inductor specifications, inductor value, saturation current, and dc resistance (DCR).

The TPS61023 is designed to work with inductor values between 0.37  $\mu$ H and 2.9  $\mu$ H. Follow 5  $\pm$ 2 5 to 5  $\pm$ 2 7 to calculate the inductor peak current for the application. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To have enough design margins, choose the inductor value with -30% tolerances, and low power-conversion efficiency for the calculation.

In a boost regulator, the inductor dc current can be calculated by 方程式 5.

$$I_{L(DC)} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(5)

#### where

- V<sub>OUT</sub> is the output voltage of the boost converter
- I<sub>OUT</sub> is the output current of the boost converter
- V<sub>IN</sub> is the input voltage of the boost converter
- η is the power conversion efficiency, use 90% for most applications

The inductor ripple current is calculated by 方程式 6.

$$\Delta I_{L(P-P)} = \frac{V_{IN} \times D}{L \times f_{SW}}$$
(6)

#### where

- D is the duty cycle, which can be calculated by 方程式 2
- · L is the inductance value of the inductor
- f<sub>SW</sub> is the switching frequency
- V<sub>IN</sub> is the input voltage of the boost converter

Therefore, the inductor peak current is calculated by 方程式 7.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



$$I_{L(P)} = I_{L(DC)} + \frac{\Delta I_{L(P-P)}}{2}$$
 (7)

Normally, it is advisable to work with an inductor peak-to-peak current of less than 40% of the average inductor current for maximum output current. A smaller ripple from a larger valued inductor reduces the magnetic hysteresis losses in the inductor and EMI. But in the same way, load transient response time is increased. The saturation current of the inductor must be higher than the calculated peak inductor current. 表 8-2 lists the recommended inductors for the TPS61023.

表 8-2. Recommended Inductors for the TPS61023

PART NUMBER <sup>(1)</sup>	RT NUMBER <sup>(1)</sup> L ( $\mu$ H) DCR MA (m $\Omega$ )		NUMBER <sup>(1)</sup> L ( $\mu$ H) DCR MAX ( $m \Omega$ ) SATURATION CURRENT (A)				VENDOR
XEL4030-102ME	1	9.78	9.0	4.0 × 4.0 × 3.1	Coilcraft		
74438357010	1	13.5	9.6	4.1 x 4.1 x 3.1	Wurth Elecktronik		
HBME042A-1R0MS-99	1	11.5	7.0	4.1 x 4.1 x 2.1	Cyntec		

(1) See Third-party Products disclaimer

#### 8.2.2.3 Output Capacitor Selection

The output capacitor is mainly selected to meet the requirements for output ripple and loop stability. The ripple voltage is related to capacitor capacitance and its equivalent series resistance (ESR). Assuming a ceramic capacitor with zero ESR, the minimum capacitance needed for a given ripple voltage can be calculated by 方程式 8.

$$C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{f_{SW} \times V_{RIPPLE}}$$
(8)

#### where

- D<sub>MAX</sub> is the maximum switching duty cycle
- V<sub>RIPPLE</sub> is the peak-to-peak output ripple voltage
- I<sub>OUT</sub> is the maximum output current
- f<sub>SW</sub> is the switching frequency

The ESR impact on the output ripple must be considered if tantalum or aluminum electrolytic capacitors are used. The output peak-to-peak ripple voltage caused by the ESR of the output capacitors can be calculated by 方程式 9.

$$V_{RIPPLE(ESR)} = I_{L(P)} \times R_{ESR}$$
(9)

Take care when evaluating the derating of a ceramic capacitor under dc bias voltage, aging, and ac signal. For example, the dc bias voltage can significantly reduce capacitance. A ceramic capacitor can lose more than 50% of its capacitance at its rated voltage. Therefore, always leave margin on the voltage rating to ensure adequate capacitance at the required output voltage. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

TI recommends using the X5R or X7R ceramic output capacitor in the range of  $4-\mu$  F to  $1000-\mu$  F effective capacitance. The output capacitor affects the small signal control loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. Increasing the output capacitor makes the output ripple voltage smaller in PWM mode.

#### 8.2.2.4 Loop Stability, Feedforward Capacitor Selection

When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop can be unstable.

Product Folder Links: TPS61023



www.ti.com.cn

The load transient response is another approach to check the loop stability. During the load transient recovery time, V<sub>OUT</sub> can be monitored for settling time, overshoot or ringing that helps judge the stability of the converters. Without any ringing, the loop has usually more than 45° of phase margin.

A feedforward capacitor (C3 in the 8 8-2) in parallel with R1 induces a pair of zero and pole in the loop transfer function. By setting the proper zero frequency, the feedforward capacitor can increase the phase margin to improve the loop stability. For large output capacitance more than 40 µF application, TI recommends a feedforward capacitor to set the zero frequency (fFFZ) to 1 kHz. As for the input voltage lower than 1-V application, TI recommends to use the effective output capacitance is about 100 µF and set the zero frequency (f<sub>FFZ</sub>) to 1 kHz. The value of the feedforward capacitor can be calculated by 方程式 10.



$$C3 = \frac{1}{2\pi \times f_{FFZ} \times R1} \tag{10}$$

#### where

- R1 is the resistor between the VOUT pin and FB pin
- f<sub>FF7</sub> is the zero frequency created by the feedforward capacitor





图 8-2. TPS61023 Circuit With Feedforward Capacitor

#### 8.2.2.5 Input Capacitor Selection


Multilayer X5R or X7R ceramic capacitors are excellent choices for the input decoupling of the step-up converter as they have extremely low ESR and are available in small footprints. Input capacitors must be located as close as possible to the device. While a 10-  $\mu$  F input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple without limitations. Take care when using only ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part. In this circumstance, place additional bulk capacitance (tantalum or aluminum electrolytic capacitor) between ceramic input capacitor and the power source to reduce ringing that can occur between the inductance of the power source leads and ceramic input capacitor.

Submit Document Feedback

# 8.2.3 Application Curves







# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 0.5 V to 5.5 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is a tantalum or aluminum electrolytic capacitor with a value of 100  $\mu$ F. Output current of the input power supply must be rated according to the supply voltage, output voltage, and output current of the TPS61023.

# 10 Layout

# 10.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If the layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall time are very fast. To prevent radiation of high frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce input supply ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise and fall time and must be kept as short as possible. Therefore, the output capacitor not only must be close to the VOUT pin, but also to the GND pin to reduce the overshoot at the SW pin and VOUT pin.

For better thermal performance, TI suggest to make copper polygon connected with each pin bigger.

# 10.2 Layout Example




图 10-1. Layout Example

#### 10.3 Thermal Considerations

Restrict the maximum IC junction temperature to  $125^{\circ}$ C under normal operating conditions. Calculate the maximum allowable dissipation,  $P_{D(max)}$ , and keep the actual power dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined using 方程式 11.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}} \tag{11}$$

#### where

- $T_A$  is the maximum ambient temperature for the application
- R  $_{\theta}$  JA is the junction-to-ambient thermal resistance given in *Thermal Information*

The TPS61023 comes in a SOT563 package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout. Using larger and thicker PCB copper for the power pads (GND, SW, and VOUT) to enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

Product Folder Links: TPS61023

Submit Document Feedback

# 11 Device and Documentation Support

# 11.1 Device Support

# 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

# 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

# 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

# 11.6 术语表

# TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# 12.1 Package Option Addendum

#### **Packaging Information**

Orderable Device	Status <sup>(1)</sup>		Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(6)</sup>	MSL Peak Temp <sup>(3)</sup>		Device Marking <sup>(4) (5)</sup>
TPS61023DRLR	ACTIVE	SOT-5X3	DRL	6		Green (RoHS & no Sb/Br)	Call TISN	Level-1-260- UNLIM	-40 to 125	1GI

1. The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

2. Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** Ti's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br)**: TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

- 3. MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- 4. There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- 5. Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- 6. Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Product Folder Links: TPS61023

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# 12.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity A0

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
	•


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61023DRLR	SOT-5X3	DRL	6	4000	180.0	8.4	2.0	1.8	0.75	4.0	8.0	Q3

Product Folder Links: TPS61023






Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61023DRLR	SOT-5X3	DRL	6	4000	182.0	182.0	20.0



PLASTIC SMALL OUTLINE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司