


# TPS563212 采用 SOT-5X3 封装的 4.2V 至 18V 输入、3A 同步降压转换器

## 1 特性

- 4.2V 至 18V 输入电压
- 0.6V 至 7V 输出电压
  - 高达 3A 的持续输出电流
  - 最短打开时间：45ns
  - 98% 最大占空比
- 高效率
  - 集成式 66m $\Omega$  和 33m $\Omega$  MOSFET
  - 120 $\mu$ A 静态电流 (典型值)
- 高度灵活且易于使用
  - 可选 Eco-mode 或 FCCM 操作
  - 可选的电源正常状态指示器或外部软启动
  - 精密使能输入
- 高精度
  - $\pm 1\%$  (25°C) 基准电压精度
  - $\pm 8.5\%$  开关频率容差
- 小解决方案尺寸
  - 内置补偿功能, 便于使用
  - SOT-5X3 封装
  - 最小外部元件数量
- 用于高侧和低侧 MOSFET 的逐周期电流限制
- 非锁存 OVP、UVP、UVLO 和 TSD 保护
- 使用 TPS563212 并借助 [WEBENCH® Power Designer](#) 创建定制设计方案

## 2 应用

- 机顶盒 (STB)、数字电视
- 智能扬声器
- 有线网络、宽带
- 监控



简化版原理图

## 3 说明

TPS563212 是一款具有成本效益且高度灵活的同步降压转换器, 可在可选的 Eco-mode 或强制连续导通模式 (FCCM) 下工作。另外还可以通过 MODE 引脚配置可选的电源正常状态指示器或外部软启动。通过正确配置使能引脚、电源正常状态指示器或外部软启动可以实现电源时序控制。4.2V 至 18V 的宽输入电压范围支持 12V 和 15V 等各种常见的输入电压轨。该器件的输出电压为 0.6V 至 7V, 支持高达 3A 的持续输出电流。

该器件采用高级仿真电流模式 (AECM) 控制拓扑, 能够提供快速瞬态响应和真正的固定开关频率。借助内部智能环路带宽控制, 该器件无需外部补偿, 即可在宽输出电压范围内实现快速瞬态响应。


高侧峰值电流的逐周期电流限制可在过载情况下保护器件, 并通过低侧谷值电流限制防止电流失控, 增强限制效果。在过压保护 (OVP)、欠压保护 (UVP)、UVLO 保护和热关断保护情况下将触发断续模式。

该器件采用 1.6mm x 2.1mm SOT-5X3 封装。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
TPS563212	SOT-5X3 (8)	1.6 mm × 2.1 mm

- (1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。



效率与输出电流间的关系



## Table of Contents


<b>1 特性</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>17</b>
<b>2 应用</b> .....	<b>1</b>	8.1 Application Information.....	17
<b>3 说明</b> .....	<b>1</b>	8.2 Typical Application.....	17
<b>4 Revision History</b> .....	<b>2</b>	<b>9 Power Supply Recommendations</b> .....	<b>25</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>10 Layout</b> .....	<b>25</b>
<b>6 Specifications</b> .....	<b>4</b>	10.1 Layout Guidelines.....	25
6.1 Absolute Maximum Ratings .....	4	10.2 Layout Example.....	25
6.2 ESD Ratings .....	4	<b>11 Device and Documentation Support</b> .....	<b>27</b>
6.3 Recommended Operating Conditions .....	4	11.1 Device Support.....	27
6.4 Thermal Information .....	5	11.2 接收文档更新通知.....	27
6.5 Electrical Characteristics .....	5	11.3 支持资源.....	27
6.6 Typical Characteristics.....	7	11.4 Trademarks.....	27
<b>7 Detailed Description</b> .....	<b>10</b>	11.5 Electrostatic Discharge Caution.....	27
7.1 Overview.....	10	11.6 术语表.....	27
7.2 Functional Block Diagram.....	10	<b>12 Mechanical, Packaging, and Orderable</b>	
7.3 Feature Description.....	10	<b>Information</b> .....	<b>28</b>
7.4 Device Functional Modes.....	15		

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
October 2021	*	Advance Information

## 5 Pin Configuration and Functions



**8-Pin SOT-5X3 DRL Package (Top View)**

**表 5-1. Pin Functions**

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
PG/SS	1	I/O	This pin can be selected as a power-good function or soft-start function depending on device MODE pin configuration. <ul style="list-style-type: none"> <li>If the power-good function is selected, this is an open-drain power-good indicator.</li> <li>If the soft-start function is selected, an external capacitor connected from this pin to GND defines the rise time for the internal reference voltage.</li> </ul>
VIN	2	P	Input voltage supply pin for the control circuitry. Connect the input decoupling capacitors between VIN and GND.
SW	3	P	Switch node terminal. Connect the output inductor to this pin.
GND	4	G	GND terminal for the controller circuit and the internal circuitry
BOOT	5	P	Supply input for the high-side MOSFET gate drive circuit. Connect a 0.1-μF capacitor between the BOOT and SW pins.
EN	6	I/O	Enable input control. Driving EN high or leaving this pin floating enables the converter. An external resistor divider can be used to imply an adjustable VIN UVLO function.
MODE	7	I/O	Device operation mode in light load (Eco-mode operation or FCCM operation) and pin 1 function (PG/SS) selection pin. Connect a resistor from MODE to GND to configure the device according to 表 7-1.
FB	8	I	Converter feedback input. Connect this pin to the output voltage with a feedback resistor divider.

(1) I = Input, I/O = Input or Output, G = Ground, P = Power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Pin voltage <sup>(2)</sup>	VIN	- 0.3	20	V
	SW, DC	- 0.3	20	
	SW, transient < 10 ns	- 3	22	
	VIN - SW, DC	- 0.3	20	
	VIN - SW, transient < 10 ns	- 3	22	
	BOOT	- 0.3	25	
	BOOT - SW	- 0.3	6	
	EN, FB, PG/SS, MODE	- 0.3	6	
T <sub>J</sub>	Operating junction temperature <sup>(3)</sup>	- 40	150	$^{\circ}\text{C}$
T <sub>stg</sub>	Storage temperature	- 65	150	$^{\circ}\text{C}$

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) All voltage values are with respect to the network ground terminal.
- (3) Operating at junction temperatures greater than  $125^{\circ}\text{C}$ , although possible, degrades the lifetime of the device.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	$\pm 2000$	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins <sup>(2)</sup>	$\pm 500$	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>IN</sub>	Input supply voltage range		4.2	18	V
V <sub>OUT</sub>	Output voltage range		0.6	7	V
Pin voltage		SW, DC	- 0.1	18	V
		SW, transient < 10 ns	- 3	20	
		VIN - SW, DC	- 0.1	18	
		VIN - SW, transient < 10 ns	- 3	20	
		BOOT	- 0.1	23.5	
		BOOT - SW	- 0.1	5.5	
		EN, FB, PG/SS, MODE	- 0.1	5.5	
I <sub>OUT</sub>	Output current range		0	3	A
T <sub>J</sub>	Operating junction temperature		- 40	125	$^{\circ}\text{C}$

- (1) Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For specified specifications, see the Electrical Characteristics.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS563212	UNIT
		DRL (SOT-5X3)	
		8 PINS	
$R_{\theta JA}$ <sup>(2)</sup>	Junction-to-ambient thermal resistance	116.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.0	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	20.8	°C/W
$R_{\theta JA(EVM)}$ <sup>(3)</sup>	Junction-to-ambient thermal resistance on TPS563212EVM	70	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#)
- (2) The value of  $R_{\theta JA}$  given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were simulated on a standard JEDEC board. They do not represent the performance obtained in an actual application.
- (3) The real  $R_{\theta JA}$  on the TPS563212EVM is about 70°C/W, test condition:  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{OUT} = 3\text{ A}$ ,  $T_A = 25^\circ\text{C}$ .

## 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^\circ\text{C}$ , and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 4.2\text{ V}$  to  $18\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY</b>						
$V_{IN}$	Operation input voltage		4.2		18	V
$I_{Q(VIN)}$	VIN quiescent current at power save mode	Nonswitching, $V_{EN} = 1.2\text{ V}$ , $V_{FB} = 0.65\text{ V}$ , $I_{OUT} = 0\text{ mA}$		120		μA
	VIN quiescent current at FCCM	Nonswitching, $V_{EN} = 1.2\text{ V}$ , $V_{FB} = 0.65\text{ V}$ , $I_{OUT} = 0\text{ mA}$		450		μA
$I_{SD(VIN)}$	VIN shutdown supply current	$V_{IN} = 12\text{ V}$ , $V_{EN} = 0\text{ V}$		3	10	μA
<b>UVLO</b>						
$V_{UVLO(R)}$	VIN UVLO rising threshold	$V_{IN}$ rising	3.8	4	4.2	V
$V_{UVLO(F)}$	VIN UVLO falling threshold	$V_{IN}$ falling	3.4	3.6	3.8	V
<b>ENABLE</b>						
$V_{EN(R)}$	EN voltage rising threshold	EN rising, enable switching	1.05	1.15	1.25	V
$V_{EN(F)}$	EN voltage falling threshold	EN falling, disable switching	0.91	1.01	1.10	V
$I_{EN(P1)}$	EN pin sourcing current pre-EN rising threshold	$V_{EN} = 1.0\text{ V}$	0.93	1.2	1.5	μA
$I_{EN(H)}$	EN pin sourcing current hysteresis		2.4	3.1	3.81	μA
<b>REFERENCE VOLTAGE</b>						
$V_{FB}$	FB voltage	$T_J = 25^\circ\text{C}$	0.594	0.6	0.606	V
		$T_J = -40^\circ\text{C}$ to $125^\circ\text{C}$ , $V_{IN} = 12\text{ V}$	0.591	0.6	0.609	V
$I_{FB(LKG)}$	FB input leakage current	$V_{FB} = 0.65\text{ V}$ , $T_J = 25^\circ\text{C}$	-0.1	0	0.1	μA
<b>START-UP</b>						
$I_{SS}$	Soft-start charge current	$V_{SS} = 0\text{ V}$	4.5	6.6	8.3	μA
$t_{SS}$	Internal fixed soft-start time	From first switching pulse until target $V_{OUT}$	1.5	2	2.6	ms
<b>SWITCHING FREQUENCY</b>						
$f_{SW(FCCM)}$	Switching frequency, FCCM operation		1100	1200	1300	kHz
<b>POWER STAGE</b>						
$R_{DS(on)(HS)}$	High-side MOSFET on-resistance	$T_J = 25^\circ\text{C}$ , $V_{IN} = 12\text{ V}$ , $V_{BOOT-SW} = 5\text{ V}$		66		mΩ

## 6.5 Electrical Characteristics (continued)

Limits apply over the recommended operating junction temperature ( $T_J$ ) range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}\text{C}$ , and are provided for reference purposes only. Unless otherwise stated, the following conditions apply:  $V_{IN} = 4.2\text{ V}$  to  $18\text{ V}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>DS(ON)(LS)</sub>	Low-side MOSFET on-resistance	T <sub>J</sub> = 25°C, V <sub>IN</sub> = 12 V		33		m Ω
t <sub>ON(min)</sub> <sup>(1)</sup>	Minimum ON pulse width			45		ns
t <sub>ON(max)</sub>	Maximum ON pulse width			6		μs
t <sub>OFF(min)</sub>	Minimum OFF pulse width			105		ns
OVERCURRENT PROTECTION						
I <sub>HS(OC)</sub>	High-side peak current limit	Peak current limit on HS MOSFET	4.25	5	5.75	A
I <sub>LS(OC)</sub>	Low-side valley current limit	Valley current limit on LS MOSFET, V <sub>IN</sub> = 12 V	3.0	4	4.9	A
I <sub>LS(NOC)</sub>	Low-side negative current limit for FCCM	Sinking current limit on LS MOSFET, V <sub>IN</sub> = 12 V	1.1	1.5	2.2	A
t <sub>HIC(WAIT)</sub>	Wait time before entering Hiccup			108		μs
t <sub>HIC(RE)</sub>	Hiccup time before re-start			6		Cycles
OUTPUT OVP AND UVP						
V <sub>UVP</sub>	Undervoltage-protection (UVP) threshold voltage	V <sub>FB</sub> falling		62.5%		
		UVP hysteresis		5%		
V <sub>OVP</sub>	Overvoltage-protection (OVP) threshold voltage	V <sub>FB</sub> rising	107%	112%	114%	
		OVP hysteresis		5%		
POWER GOOD						
V <sub>PGTH</sub>	Power-good threshold	FB falling, PG from high to low	82%	87%	92%	
		FB rising, PG from low to high	87%	92%	97%	
		FB falling, PG from low to high	101%	107%	112%	
		FB rising, PG from high to low	107%	112%	114%	
V <sub>PG(OL)</sub>	PG pin output low-level voltage	I <sub>PG</sub> = 0.6 mA			0.3	V
I <sub>PG(LKG)</sub>	PG pin leakage current when open drain output is high	V <sub>PG</sub> = 5.5 V	- 1		1	μA
t <sub>PG(R)</sub>	PG delay going from low to high			112		μs
t <sub>PG(F)</sub>	PG delay going from high to low			48		μs
	Minimum VIN for valid output <sup>(1)</sup>	V <sub>PG/SS</sub> < 0.5 V at 100 μ A		2	2.5	V
THERMAL SHUTDOWN						
T <sub>J(SD)</sub> <sup>(1)</sup>	Thermal shutdown threshold			150		°C
T <sub>J(HYS)</sub> <sup>(1)</sup>	Thermal shutdown hysteresis			20		°C

(1) Not production tested

## 6.6 Typical Characteristics

$V_{IN} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted




图 6-1. Quiescent Current (Eco-mode) vs Junction Temperature




图 6-2. Quiescent Current (FCCM) vs Junction Temperature




图 6-3. Shutdown Current vs Junction Temperature




图 6-4. Reference Voltage vs Junction Temperature




图 6-5. High-Side MOSFET On-Resistance vs Junction Temperature




图 6-6. Low-Side MOSFET On-Resistance vs Junction Temperature

## 6.6 Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted




图 6-7. VIN UVLO Threshold vs Junction Temperature




图 6-8. EN Threshold vs Junction Temperature




图 6-9. High-Side Current Limit Threshold vs Junction Temperature




图 6-10. Low-Side Current Limit Threshold vs Junction Temperature




图 6-11. Switching Frequency vs Junction Temperature




图 6-12. Switching Frequency vs Output Current,  $V_{OUT} = 3.3\text{ V}$ ,  $L = 2.2\text{ }\mu\text{H}$



## 6.6 Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$ ,  $T_A = 25^\circ\text{C}$ , unless otherwise noted




图 6-13.  $V_{OUT} = 1.05\text{-V}$  Efficiency,  $L = 0.68\text{ }\mu\text{H}$




图 6-14.  $V_{OUT} = 3.3\text{-V}$  Efficiency,  $L = 2.2\text{ }\mu\text{H}$




图 6-15.  $V_{OUT} = 5\text{-V}$  Efficiency,  $L = 3.3\text{ }\mu\text{H}$




图 6-16.  $V_{OUT} = 7\text{-V}$  Efficiency,  $L = 3.3\text{ }\mu\text{H}$

## 7 Detailed Description


### 7.1 Overview

The device is a 3-A synchronous buck converter that operates from 4.2-V to 18-V input voltage and 0.6-V to 7-V output voltage. The device employs AECM control, an emulated current control topology that combines the advantages of peak current mode control and D-CAP2 control, providing fast transient response with true fixed switching frequency.

With the proper MODE configurations, the device supports selectable Eco-mode operation or FCCM operation and a selectable power-good indicator or external soft start.

With an on-time extension function, the device supports a maximum duty cycle of 98%.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Advanced Emulated Current Mode Control

The device employs AECM control, an emulated current control-based topology that combines the advantages of peak current mode control and D-CAP2 control, providing fast transient response with true fixed switching frequency. The AECM control topology supports two basic regulation modes: PFM regulation mode and PWM regulation mode. During PWM, the device operates at its nominal switching frequency in CCM or DCM. The frequency is typically approximately 1.2 MHz with a controlled frequency variation. If the load current decreases, the device enters PFM to sustain high efficiency down to very light loads. In PFM, the switching frequency

decreases with the load current. With the internal adaptive loop adjustment, the device eliminates the need for external compensation to provide a fast transient response over a wide output voltage range.

### 7.3.2 Mode Selection and PG/SS Pin Function Configuration

The device requires a mode resistor to select the operations mode under light load and configure the function of pin 1. 表 7-1 shows the MODE pin settings.

表 7-1. MODE Pin Settings

MODE RESISTOR RANGE	RECOMMENDED MODE RESISTOR VALUE	OPERATION MODE IN LIGHT LOAD	FUNCTION OF PG/SS PIN
[0, 12] k $\Omega$	0	Eco-mode	Power Good
[30, 50] k $\Omega$	47 k $\Omega$	Eco-mode	Soft Start
[83, 120] k $\Omega$	100 k $\Omega$	FCCM	Soft Start
[180, $\infty$ ] k $\Omega$	Float	FCCM	Power Good

图 7-1 shows the typical start-up sequence of the device once the enable signal triggers the EN turn-on threshold. After the voltage of VIN crosses the UVLO rising threshold, it takes approximately 110  $\mu$ s to finish reading and setting of the MODE pin. After this process, the MODE status is latched and does not change until VIN or EN toggles to restart this device. Then, the soft-start function begins to ramp up the reference voltage to the PWM comparator.




图 7-1. Power-Up Sequence

### 7.3.3 Power Good (PG)

This is an optional function configured by the MODE pin.

The device has a built-in power-good (PG) function to indicate whether the output voltage has reached its appropriate level or not. The PG signal can be used for start-up sequencing of multiple rails. The PG/SS pin works as an open-drain output that requires a pullup resistor (to any voltage below 5.5 V). A pullup resistor of 10 k $\Omega$  is recommended to pull the device up to a 5-V voltage. It can sink 0.8 mA of current and maintain its specified logic low level. Once the FB pin voltage is between 92% and 112% of the internal reference voltage (VREF) and after a deglitch time of 112  $\mu$ s, the PG/SS is high impedance. The PG/SS pin is pulled low after a

deglitch time of 48  $\mu$ s when the FB pin voltage is lower than UVP or greater than OVP threshold, or in events of thermal shutdown, EN shutdown, or UVLO conditions. VIN must remain present for the PG/SS pin to stay low.

If the power-good output is not used when the PG function is selected, tie to GND to get better thermal performance.

表 7-2. Power Good Indicator Logic Table

LOGIC SIGNALS				PG LOGIC STATUS
V <sub>IN</sub>	EN	TSD	V <sub>OUT</sub>	
V <sub>IN</sub> > UVLO	High	Not triggered	V <sub>OUT</sub> on target	High
			V <sub>OUT</sub> > Target	Low
			V <sub>OUT</sub> < Target	Low
		Triggered	X	Low
	Low	X	X	Low
2.5 V < V <sub>IN</sub> < UVLO	X	X	X	Low
V <sub>IN</sub> < 2.5 V	X	X	X	Undefined

### 7.3.4 Soft Start and Pre-Biased Soft Start

This is an optional function configured by MODE pin.

If the PG function is selected, the device works with an internal soft-start time of 2 ms. If the SS function is selected, the device has the adjustable soft-start function. When the EN pin becomes high, the soft-start charge current, I<sub>SS</sub>, begins charging the capacitor, which is connected from the PG/SS pin to GND (C<sub>SS</sub>). Smooth control of the output voltage is maintained during start-up. Use 方程式 1 to calculate the soft-start time.

$$t_{ss}(ms) = \frac{3.5 \times C_{ss}(nF) \times V_{REF}(V)}{I_{ss}(\mu A)} \quad (1)$$

where

- V<sub>REF</sub> = 0.6 V
- I<sub>SS</sub> = 6.6  $\mu$ A

The value of the external soft-start capacitor must not be lower than 4 nF typical to ensure good start-up behavior.

If the output capacitor is pre-biased at start-up, the device initiates switching and starts ramping up only after the internal reference voltage becomes greater than the feedback voltage. This scheme makes sure the converters ramp up smoothly into the regulation point.

### 7.3.5 Output Discharge Through PG/SS Pin

If the PG function is selected, the device pulls the PG/SS pin low when the device is shut down by one of the following:

- EN
- OVP
- UVP
- UVLO
- Thermal shutdown

In those cases, the user can connect PG/SS to VOUT through a resistor to discharge VOUT (see 图 7-2). The discharge rate can be adjusted by R3, which is also used to pull up the PG/SS pin in normal operation. The minimum supply voltage required for the discharge function to remain active is typically 2.5 V. For reliability, keep the maximum current into the PG/SS pin less than 1.8 mA. Given an output voltage, the minimum resistance of R3 can be calculated in 方程式 2.

$$R_{3\_MIN}(k\Omega) = \frac{V_{OUT}(V)}{1.8} - 0.4$$

(2)




图 7-2. Discharge VOUT Through PG/SS Pin with the TPS563212

### 7.3.6 Precise Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control for the device. When the EN pin voltage exceeds the threshold voltage, the device begins operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters shutdown mode.

The EN pin has an internal pullup source current, allowing the user to float the EN pin to enable the device. If an application requires control of the EN pin, use external control logic interface to the EN pin like the open-drain or open-collector output logic.

The device implements internal undervoltage-lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 400 mV.

If an application requires a higher UVLO threshold on the VIN pin, the EN pin can be configured as shown in 图 7-3. When using the external UVLO function, setting the hysteresis at a value greater than 400 mV is recommended.

The EN pin has a small pullup current,  $I_p$ , which sets the default state of the EN pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the external UVLO function because it increases by  $I_h$  when the EN pin crosses the enable threshold. Use 方程式 3 and 方程式 4 to calculate the values of R1 and R2 for a specified UVLO threshold. Once R1 and R2 have settled down, the EN voltage can be calculated by 方程式 5, which must be lower than 5.5 V with the maximum  $V_{IN}$ .




图 7-3. Adjustable VIN Undervoltage Lockout

$$R_1 = \frac{V_{START} \cdot \frac{V_{EN\_FALL}}{V_{EN\_RISE}} - V_{STOP}}{I_p \left( 1 - \frac{V_{EN\_FALL}}{V_{EN\_RISE}} \right) + I_h} \quad (3)$$

$$R_2 = \frac{R_1 \cdot V_{EN\_FALL}}{V_{STOP} - V_{EN\_FALL} + R_1 \cdot (I_p + I_h)} \quad (4)$$

$$V_{EN} = \frac{R_2 \cdot V_{IN} + R_1 R_2 (I_p + I_h)}{R_1 + R_2} \quad (5)$$

where

- $I_p = 1.2 \mu A$
- $I_h = 3.1 \mu A$
- $V_{EN\_FALL} = 1.01 V$
- $V_{EN\_RISE} = 1.15 V$
- $V_{START}$  = Expected input voltage enabling the device
- $V_{STOP}$  = Expected input voltage disabling the device

### 7.3.7 Overcurrent Limit and Undervoltage Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the peak and valley of the inductor current.

During the on time of the high-side MOSFET switch, the inductor current flows through high-side MOSFET and increases at a linear rate determined by the following:

- $V_{IN}$
- $V_{OUT}$
- On time
- Output inductor value

The high-side switch current is sensed when the high-side MOSFET is turned on after a set of blanking time and then compared with the high-side MOSFET current limit threshold in every switching cycle. If the cross-limit event is detected after the minimum on time, the high-side MOSFET is turned off immediately. The high-side MOSFET current is limited by a clamped maximum peak current threshold  $I_{HS\_LIMIT}$ , which is constant.

The current going through low-side MOSFET is also sensed and monitored. When the low-side MOSFET is turned on, the inductor current begins ramping down. The low-side MOSFET is not turned off at the end of a switching cycle if its current is above the low-side current limit,  $I_{LS\_LIMIT}$ . The low-side MOSFET is kept on for the next cycle so that inductor current keeps ramping down, until the inductor current ramps below the low-side current limit,  $I_{LS\_LIMIT}$ , and the subsequent switching cycle comes, the low-side MOSFET is turned off, and the high-side MOSFET is turned on after a dead time.

There are some important considerations for this type of overcurrent protection. The load current is higher than the overcurrent threshold by one-half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current can be higher than the current available from the converter. When the VFB voltage falls below the UVP threshold voltage, the UVP comparator detects it. The device shuts down after the UVP delay time (typically  $108 \mu s$ ) and re-starts after the hiccup time (six times of soft start time). The hiccup behavior helps reduce the device power dissipation under severe overcurrent conditions.

When the overcurrent condition is removed, the output voltage returns to the regulated value.

### 7.3.8 Overvoltage Protection

The device detects overvoltage condition by monitoring the feedback voltage. When the feedback voltage becomes higher than 112% of the target voltage, the OVP comparator output goes high and both the high-side MOSFET and low-side MOSFET turn off. This function is a non-latch operation.

### 7.3.9 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 150°C typically. The device re-initiates the power-up sequence when the junction temperature drops below 130°C typically.

## 7.4 Device Functional Modes

### 7.4.1 Shutdown Mode

The EN pin provides electrical on and off control for the device. When  $V_{EN}$  is below 1.01 V (typical), the device is in shutdown mode with a shutdown current of 3  $\mu$ A (typical). The device also employs VIN UVLO protection. If VIN voltage is below their respective UVLO level, the regulator is turned off.

### 7.4.2 Active Mode

The device is in active mode when  $V_{EN}$  is above the precision enable threshold voltage and  $V_{IN}$  is above its respective UVLO level. The simplest way to enable the device is to float the EN pin, which allows self-start – up when the input voltage is between 4.2 V to 18 V.

Active mode depends on the load current and the configuration of the MODE pin.

When the MODE pin is connected with a 100-k $\Omega$  resistor (typical) or floated (typical) to GND, FCCM operation is selected. No matter what the load current is, the device works with PWM regulation with fixed switching frequency.

When the MODE pin is connected with a 0- $\Omega$  resistor (typical) or 47-k $\Omega$  resistor (typical) to GND, Eco-mode operation is selected. The device is in one of the following modes with different loading:

1. Continuous conduction mode (CCM) operation with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple. The device works with PWM regulation.
2. Discontinuous conduction mode (DCM) operation with fixed switching frequency. When load current is lower than half of the peak-to-peak inductor current ripple in CCM operation, the device works with PWM regulation.
3. During Eco-mode operation with switching frequency decreased at very light load, the device works with PFM regulation.

### 7.4.3 FCCM Operation

If FCCM operation is selected by the MODE pin, the device is set to operate in FCCM operation in light-load conditions and allows the inductor current to become negative. In FCCM, the device switches with a fixed frequency over the entire load range, which is suitable for applications requiring tight control of the switching frequency and output voltage ripple.

### 7.4.4 CCM Operation

CCM operation is employed in the device when the load current is higher than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple is at a minimum in this mode, and the maximum continuous output current of 3 A can be supplied by the device.

### 7.4.5 DCM Operation and Eco-mode Operation

The light load running includes DCM operation and Eco-mode operation.

As the output current decreases from heavy load condition, the inductor current reduces as well and eventually comes to a point that its rippled valley touches zero level, which is the boundary between CCM and DCM. The low-side MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into DCM.

At even lighter current loads, Eco-mode is activated to maintain high efficiency operation. The on time is kept almost the same as it was in CCM so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light-load operation,  $I_{OUT(LL)}$ , current can be calculated in [方程式 6](#).

$$I_{OUT(LL)} = \frac{0.85^2}{2 \cdot L_1 \cdot f_{sw}} \cdot \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN}} \quad (6)$$

### 7.4.6 On-Time Extension for Large Duty Cycle Operation

The minimum on time,  $T_{ON\_MIN}$ , is the smallest duration of time that the high-side MOSFET can be on.  $T_{ON\_MIN}$  is typically 45 ns in the device. The minimum off time,  $T_{OFF\_MIN}$ , is the smallest duration that the high-side MOSFET can be off.  $T_{OFF\_MIN}$  is typically 105 ns in the device. In CCM operation,  $T_{ON\_MIN}$  and  $T_{OFF\_MIN}$  limit the voltage conversion range given a fixed switching frequency.

The minimum duty cycle allowed is:

$$D_{MIN} = T_{ON\_MIN} \times f_{SW} \quad (7)$$

The maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF\_MIN} \times f_{SW} \quad (8)$$

In the device, a frequency foldback scheme is employed to extend the maximum duty cycle when  $T_{OFF\_MIN}$  is reached. The switching frequency decreases once longer duty cycle is needed under low  $V_{IN}$  conditions. With the duty increased, the on time is extended up to the maximum on time of 6  $\mu$ s. A wide range of frequency foldback allows the device output voltage to stay in regulation with a much lower supply voltage  $V_{IN}$ . This leads to a lower effective dropout voltage.

Given an output voltage, the maximum operation supply voltage can be found by:

$$V_{IN\_MAX} = \frac{V_{OUT}}{f_{SW} \cdot T_{ON\_MIN}} \quad (9)$$

At lower supply voltage, the switching frequency decreases once  $T_{OFF\_MIN}$  is triggered. The minimum  $V_{IN}$  without frequency foldback can be approximated by:

$$V_{IN\_MIN} = \frac{V_{OUT}}{(1 - f_{SW} \cdot T_{OFF\_MIN})} \quad (10)$$

Taking considerations of power losses in the system with heavy load operation,  $V_{IN\_MAX}$  is higher than the result calculated in 方程式 9. With frequency foldback,  $V_{IN\_VIN}$  is lowered by decreased  $f_{SW}$ , as shown in 图 7-4.




图 7-4. Frequency Foldback at Dropout ( $V_{OUT} = 5$  V)



## 8 Application and Implementation

### Note

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

The device is a highly integrated, synchronous buck converter. This device is used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 3 A. Alternately, the WEBENCH® software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

### 8.2 Typical Application

The application schematic of 图 8-1 was developed to meet the requirements of the device. This circuit is available as the TPS563212EVM evaluation module. The design procedure is given in this section.




图 8-1. TPS563212 3.3-V, 3-A Reference Design

#### 8.2.1 Design Requirements

表 8-1 shows the design parameters for this application.

表 8-1. Design Parameters

PARAMETER	EXAMPLE VALUE
Input voltage range	4.2 to 18 V
Output voltage	3.3 V
Output current rating	3 A
Transient response, 1.5-A load step	$\Delta V_{OUT}/V_{OUT} \leq \pm 3\%$
Output ripple voltage	$\leq 10$ mV at CCM
Operating frequency	1.2 MHz

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS563212 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost.
3. Open the advanced tab to optimize for output voltage ripple.
4. Once in a TPS563212 design, you can enable the second stage L-C filter and change other settings from the drop-down on the left.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 8.2.2.2 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends using 1% tolerance or better divider resistors. Referring to the application schematic of [图 8-1](#), start with 10 k $\Omega$  or 20 k $\Omega$  for R9 and use [方程式 11](#) to calculate R8. To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable.

$$R_8 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \cdot R_9 \quad (11)$$

[表 8-2](#) shows the recommended components value for common output voltages.

### 8.2.2.3 Output Inductor Selection

To calculate the minimum value of the output inductor, use [方程式 12](#).  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer. For this part, TI recommends the range of  $K_{IND}$  from 25% to 55%.

$$L_{MIN} = \frac{V_{OUT}}{V_{IN\_MAX}} \cdot \frac{V_{IN\_MAX} - V_{OUT}}{K_{IND} \cdot I_{OUT} \cdot f_{SW}} \quad (12)$$

where

- $I_{OUT} = 3 \text{ A}$

For this design example, use  $K_{IND} = 40\%$ . The inductor value is calculated to be 1.87  $\mu\text{H}$ . For this design, a nearest standard value of 2.2  $\mu\text{H}$  was chosen. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using [方程式 13](#), [方程式 14](#), and [方程式 15](#).

$$I_{\text{RIPPLE}} = \frac{V_{\text{OUT}}}{V_{\text{IN\_MAX}}} \cdot \frac{V_{\text{IN\_MAX}} - V_{\text{OUT}}}{L_1 \cdot f_{\text{SW}}} \quad (13)$$

$$I_{\text{LPEAK}} = I_{\text{OUT}} + \frac{I_{\text{RIPPLE}}}{2} \quad (14)$$

$$I_{\text{LRMS}} = \sqrt{I_{\text{OUT}}^2 + \frac{1}{12} I_{\text{RIPPLE}}^2} \quad (15)$$

For this design example, the calculated peak current is 3.5 A and the calculated RMS current is 3.01 A. The chosen inductor is a Würth Elektronik 74439344022 2.2- $\mu$  H. It has a saturation current rating of 16 A and a RMS current rating of 8 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### 8.2.2.4 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. The LC filter used as the output filter has double pole at:

$$f_p = \frac{1}{2\pi\sqrt{L_1 \cdot C_{\text{OUT\_E}}}} \quad (16)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. A high frequency zero introduced by internal circuit that reduces the gain roll off to -20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor for the output filter must be selected so that the double pole of  $f_p$  is located below the high frequency zero but close enough. The phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement, make the  $L_1 \times C_{\text{OUT\_E}}$  value meet the range of  $L_1 \times C_{\text{OUT\_E}}$  value recommended in 表 8-2.

**表 8-2. Recommended Component Values**

OUTPUT VOLTAGE (V) <sup>(1)</sup>	R8 <sup>(2)</sup> (k $\Omega$ )	R9 (k $\Omega$ )	L1 <sup>(3)</sup> ( $\mu$ H)	C <sub>OUT</sub> <sup>(4)</sup> ( $\mu$ F)	RANGE OF L1 $\times$ C <sub>OUT_E</sub> <sup>(5)</sup> ( $\mu$ H $\times$ $\mu$ F)	C7 <sup>(6)</sup> (pF)
0.76	5.36	20.0	0.56	2 $\times$ 22	17 - 130	—
1.05	15.0	20.0	0.68	2 $\times$ 22	17 - 130	10 - 100
1.8	40.0	20.0	1.0	1 $\times$ 22	15 - 160	10 - 100
2.5	31.6	10.0	1.5	1 $\times$ 22	15 - 160	10 - 100
3.3	45.3	10.0	2.2	1 $\times$ 22	15 - 160	10 - 100
5	73.2	10.0	3.3	1 $\times$ 22	15 - 160	10 - 100

- (1) Use the recommended L1 and C<sub>OUT</sub> combination of the higher and closest output rail for the unlisted output rails.
- (2) R8 = 10 k $\Omega$  and R9 = Float for V<sub>OUT</sub> = 0.6 V
- (3) Inductance values are calculated based on V<sub>IN</sub>=18 V, but they can also be used for other input voltages. Users can calculate their preferred inductance value per 方程式 12.

- (4)  $C_{OUT}$  is the sum of nominal output capacitance. 22- $\mu$ F, 0805, 10-V or higher specifications capacitors are recommended.
- (5)  $C_{OUT\_E}$  is the effective value after derating. The value of  $L1 \times C_{OUT\_E}$  is recommended to be within the range.
- (6) R6 and C7 can be used to improve the load transient response and improve the loop-phase margin.

The capacitor value and ESR determine the amount of output voltage ripple. The device is intended for use with ceramic or other low-ESR capacitors. Use [方程式 17](#) to determine the required RMS current rating for the output capacitor.

$$I_{CORMS} = \frac{V_{OUT} \cdot (V_{IN\_MAX} - V_{OUT})}{\sqrt{12} \cdot V_{IN\_MAX} \cdot L1 \cdot f_{SW}} \quad (17)$$

Two Murata GRM21BR61C226ME44L 22- $\mu$ F, 0805, 16-V output capacitors are used for this design. From the data sheet, the estimated DC derating rate is 66.8% at room temperature with an AC voltage of 0.2 V. The total output effective capacitance is approximately 14.7  $\mu$ F. The value of  $L1 \times C_{OUT\_E}$  is 33  $\mu$ H  $\times$   $\mu$ F, which is within the recommended range.

### 8.2.2.5 Input Capacitor Selection

The device requires an input decoupling capacitor. A bulk capacitor is needed depending on the application. TI recommends a ceramic capacitor over 10  $\mu$ F for the decoupling capacitor. An additional 0.1- $\mu$ F capacitor (C3) from the VIN pin to ground is recommended to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the device. The input ripple current can be calculated using [方程式 18](#).

$$I_{CIRMS} = I_{OUT} \cdot \sqrt{\frac{V_{OUT}}{V_{IN\_MIN}} \cdot \frac{V_{IN\_MIN} - V_{OUT}}{V_{IN\_MIN}}} \quad (18)$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this design, one Murata GRM21BR61E226ME44L (10- $\mu$ F, 25-V, 0805, X5R) capacitor has been selected. The effective capacitance under input voltage of 12 V is  $0.18 \times 22 = 4$   $\mu$ F. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using [方程式 19](#). Using the design example values,  $I_{OUT\_MAX} = 3$  A,  $C_{IN\_E} = 4$   $\mu$ F, and  $f_{SW} = 1.2$  MHz, yields an input voltage ripple of 187.5 mV and a RMS input ripple current of 0.7 A.

$$\Delta V_{IN} = \frac{I_{OUT\_MAX} \cdot 0.25}{C_{IN} \cdot f_{SW}} + (I_{OUT\_MAX} \cdot R_{ESR\_MAX}) \quad (19)$$

where

- $R_{ESR\_MAX}$  = Maximum series resistance of the input capacitor

### 8.2.2.6 Bootstrap Capacitor Selection

A 0.1- $\mu$ F ceramic capacitor must be connected between the BOOT to SW pin for proper operation. TI recommends to use a ceramic capacitor with X5R or better grade dielectric. The capacitor must have a 10-V or higher voltage rating.

### 8.2.2.7 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) can be adjusted using the external voltage divider network of R1 and R2. R1 is connected between VIN and the EN pin of the TPS563212 and R2 is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. For the example design, the supply should turn on and start switching when the input voltage increases above 6.6 V (UVLO start or enable). After the regulator starts switching, it must continue to do so until the input voltage falls below 5.7 V (UVLO stop or disable). [方程式 3](#) and [方程式 4](#) can be used to calculate the values for the upper and lower resistor values. For the specified stop voltages, the nearest standard resistor value for R1 is 174 k $\Omega$  and for R2 is 36.5 k $\Omega$ .

### 8.2.3 Application Curves

$V_{IN} = 12\text{ V}$ ,  $L_1 = 2.2\text{ }\mu\text{H}$ ,  $C_{OUT} = 22\text{ }\mu\text{F}$ ,  $T_A = 25^\circ\text{C}$  (unless otherwise noted)




图 8-2. Efficiency




图 8-3. Load Regulation




图 8-4. Line Regulation




图 8-5. Case Temperature Rise vs Load Current




图 8-6. Steady State Waveforms,  $I_{OUT} = 0\text{ A}$




图 8-7. Steady State Waveforms,  $I_{OUT} = 0.1\text{ A}$




图 8-8. Steady State Waveforms,  $I_{OUT} = 1.0\text{ A}$




图 8-9. Steady State Waveforms,  $I_{OUT} = 3\text{ A}$




图 8-10. Transient Response 0.3 to 2.7 A with Slew Rate of  $2.5\text{ A}/\mu\text{s}$




图 8-11. Transient Response 0.5 to 2 A with Slew Rate of  $2.5\text{ A}/\mu\text{s}$




图 8-12. Transient Response 1 to 2 A with Slew Rate of  $2.5\text{ A}/\mu\text{s}$




图 8-13. Transient Response 1.5 to 3 A with Slew Rate of  $2.5\text{ A}/\mu\text{s}$




图 8-14. Start-Up Relative to VIN




图 8-15. Shutdown Relative to VIN




图 8-16. Enable Relative to EN




图 8-17. Disable Relative to EN (ECO)



图 8-18. Output Short Protection (ECO)




图 8-19. Output Short Recovery (ECO)



## 9 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.2 V and 18 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device or converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47  $\mu$ F is a typical choice.

## 10 Layout

### 10.1 Layout Guidelines

1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
3. Provide sufficient vias for the input capacitor and output capacitor.
4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
5. Do not allow switching current to flow under the device.
6. A separate VOUT path should be connected to the upper feedback resistor.
7. Make a Kelvin connection to the GND pin for the feedback path.
8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
9. The trace of the FB node should be as small as possible to avoid noise coupling.
10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

### 10.2 Layout Example




图 10-1. Top Layout Example




图 10-2. Bottom Layout Example

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.1.2 Development Support

##### 11.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS563212 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost.
3. Open the advanced tab to optimize for output voltage ripple.
4. Once in a TPS563212 design, you can enable the second stage L-C filter and change other settings from the drop-down on the left.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 11.2 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS563212DRLR</a>	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	Call TI   Sn	Level-1-260C-UNLIM	-40 to 150	3212
TPS563212DRLR.A	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 150	3212
TPS563212DRLR.B	Active	Production	SOT-5X3 (DRL)   8	4000   LARGE T&R	-	SN	Level-1-260C-UNLIM	-40 to 150	3212

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4224486/G 11/2024

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC Registration MO-293, Variation UDAD

# EXAMPLE BOARD LAYOUT



DRL0008A

SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:30X



SOLDERMASK DETAILS

4224486/G 11/2024

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.

## EXAMPLE STENCIL DESIGN

DRL0008A

SOT-5X3 - 0.6 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE  
BASED ON 0.1 mm THICK STENCIL  
SCALE:30X

4224486/G 11/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
版权所有 © 2025，德州仪器 (TI) 公司