

## 4.5V 至 18V 输入、2A 同步降压型 SWIFT™ 转换器

查询样品: [TPS54225-Q1](#)

### 特性

- 符合汽车应用要求
- **D-CAP2™** 模式支持快速瞬态响应
- 低输出纹波, 支持陶瓷输出电容器
- 宽  $V_{CC}$  输入电压范围: **4.5V 至 18V**
- 宽  $V_{IN}$  输入电压范围: **2 V 至 18 V**
- 输出电压范围: **0.76V 至 5.5V**
- 高效集成 **FET**, 针对更低占空比应用进行优化  
- **160 mΩ** (高侧) 和 **110 mΩ** (低侧)
- 关断时的高效率, 流耗不足 **10 μA**
- 初始带隙参考的高精度
- 可调软启动
- 预偏置软启动
- **700kHz** 开关频率 ( $f_{sw}$ )
- 逐周期过流限制
- 电源良好输出



### 应用

- 低电压系统的广泛应用
  - 数字电视电源
  - 高清 蓝光光盘™ 播放器
  - 网络家庭终端设备
  - 数字机顶盒(STB)

### 说明

TPS54225-Q1 是一款自适应接通时间 D-CAP2™ 模式同步降压型转换器。TPS54225-Q1 可帮助系统设计师通过低成本、低组件数量的低待机电流解决方案来完成各种终端设备的电源总线调节器集。TPS54225-Q1 的主控制环路采用 D-CAP2™ 模式控制, 无需外部补偿组件便可实现极快的瞬态响应。

此外, TPS54225-Q1 的专有电路还有助于该器件适应诸如 POSCAP 或 SP-CAP 等低等效串联电阻 (ESR) 输出电容器以及超低 ESR 陶瓷电容器。该器件可在 4.5 V 至 18 V  $V_{CC}$  输入、及 2-V 至 18-V  $V_{IN}$  输入电源电压范围内工作。输出电压可在 0.76 V 与 5.5 V 之间进行编程。此外, 该器件还支持可调慢启动时间与电源良好功能。TPS54225-Q1 采用 14 引脚 HTSSOP 封装, 设计用于在  $-40^{\circ}\text{C}$  至  $85^{\circ}\text{C}$  的范围内工作。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2, PowerPAD are trademarks of Texas Instruments.

蓝光光盘 is a trademark of Blu-ray Disc Association.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup> <sup>(3)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 105°C	PowerPAD™ (HTSSOP) – PWP (14 Pins)	Tape and Reel	TPS54225TPWPRQ1	54225Q1

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

(3) All package options have Cu NIPDAU lead/ball finish.

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		VALUE	UNIT	
V <sub>I</sub>	Input voltage range	V <sub>IN</sub> , V <sub>CC</sub> , EN	–0.3 to 20	V
		V <sub>BST</sub>	–0.3 to 26	V
		V <sub>BST</sub> (vs SW1, SW2)	–0.3 to 6.5	V
		V <sub>FB</sub> , V <sub>O</sub> , SS, PG	–0.3 to 6.5	V
		SW1, SW2	–2 to 20	V
		SW1, SW2 (10 ns transient)	–3 to 20	V
V <sub>O</sub>	Output voltage range	V <sub>REG5</sub>	–0.3 to 6.5	V
		P <sub>GND1</sub> , P <sub>GND2</sub>	–0.3 to 0.3	V
V <sub>diff</sub>	Voltage from GND to POWERPAD		–0.2 to 0.2	V
ESD rating	Electrostatic discharge	Human Body Model (HBM)	2	kV
		Charged Device Model (CDM)	1	kV
T <sub>J</sub>	Operating junction temperature		–40 to 150	°C
T <sub>stg</sub>	Storage temperature		–55 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		TPS54225-Q1	UNITS
		PWP	
		14 PINS	
θ <sub>JA</sub>	Junction-to-ambient thermal resistance	55.6	°C/W
θ <sub>JCTop</sub>	Junction-to-case (top) thermal resistance	51.3	
θ <sub>JB</sub>	Junction-to-board thermal resistance	26.4	
ψ <sub>JT</sub>	Junction-to-top characterization parameter	1.8	
ψ <sub>JB</sub>	Junction-to-board characterization parameter	20.6	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	4.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/an/spra953).

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply input voltage range		4.5	18	V
V <sub>IN</sub>	Power input voltage range		2	18	V
V <sub>I</sub>	Input voltage range	V <sub>BST</sub>	–0.1	24	V
		V <sub>BST</sub> (vs SW1, SW2)	–0.1	5.7	
		SS, PG	–0.1	5.7	
		EN	–0.1	18	
		V <sub>O</sub> , V <sub>FB</sub>	–0.1	5.5	
		SW1, SW2	–1.8	18	
		SW1, SW2 (10 ns transient)	–3	18	
		P <sub>GND1</sub> , P <sub>GND2</sub>	–0.1	0.1	
V <sub>O</sub>	Output voltage range	V <sub>REG5</sub>	–0.1	5.7	V
I <sub>O</sub>	Output current range	I <sub>VREG5</sub>	0	10	mA
T <sub>A</sub>	Operating free-air temperature		–40	105	°C
T <sub>J</sub>	Operating junction temperature		–40	125	°C

## ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, V<sub>CC</sub>, V<sub>IN</sub> = 12V (unless otherwise noted)


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>SUPPLY CURRENT</b>						
I <sub>VCC</sub>	Operating - non-switching supply current	V <sub>CC</sub> current, T <sub>A</sub> = 25°C, EN = 5 V, V <sub>FB</sub> = 0.8 V		800	1200	μA
I <sub>VCCSDN</sub>	Shutdown supply current	V <sub>CC</sub> current, T <sub>A</sub> = 25°C, EN = 0 V		1.8	10	μA
<b>LOGIC THRESHOLD</b>						
V <sub>ENH</sub>	EN high-level input voltage	EN	2			V
V <sub>ENL</sub>	EN low-level input voltage	EN			0.4	V
<b>V<sub>FB</sub> VOLTAGE AND DISCHARGE RESISTANCE</b>						
V <sub>FB</sub>	Threshold voltage	T <sub>A</sub> = 25°C, V <sub>O</sub> = 1.05 V	757	765	773	mV
		T <sub>A</sub> = 0°C to 85°C, V <sub>O</sub> = 1.05 V <sup>(1)</sup>	753		777	
		T <sub>A</sub> = –40°C to 85°C, V <sub>O</sub> = 1.05 V <sup>(1)</sup>	751		780	
I <sub>VFB</sub>	Input current	V <sub>FB</sub> = 0.8 V, T <sub>A</sub> = 25°C		0	±0.1	μA
R <sub>Dischg</sub>	V <sub>O</sub> discharge resistance	EN = 0 V, V <sub>O</sub> = 0.5 V, T <sub>A</sub> = 25°C		50	100	Ω
<b>V<sub>REG5</sub> OUTPUT</b>						
V <sub>VREG5</sub>	Output voltage	T <sub>A</sub> = 25°C, 6 V < V <sub>CC</sub> < 18 V, 0 < I <sub>VREG5</sub> < 5 mA	5.3	5.5	5.7	V
V <sub>LN5</sub>	Line regulation	6 V < V <sub>CC</sub> < 18 V, I <sub>VREG5</sub> = 5 mA			20	mV
V <sub>LD5</sub>	Load regulation	0 mA < I <sub>VREG5</sub> < 5 mA			100	mV
I <sub>VREG5</sub>	Output current	V <sub>CC</sub> = 6 V, V <sub>REG5</sub> = 4 V, T <sub>A</sub> = 25°C		70		mA
<b>MOSFET</b>						
R <sub>DS(on)h</sub>	High side switch resistance	25°C, V <sub>BST</sub> - SW1, SW2 = 5.5 V		160		mΩ
R <sub>DS(on)l</sub>	Low side switch resistance	25°C		110		mΩ
<b>CURRENT LIMIT</b>						
I <sub>ocl</sub>	Current limit	L <sub>OUT</sub> = 2.2μH <sup>(1)</sup>	2.5	3.1	4.5	A
<b>THERMAL SHUTDOWN</b>						
T <sub>SDN</sub>	Thermal shutdown threshold	Shutdown temperature <sup>(1)</sup>		150		°C
		Hysteresis <sup>(1)</sup>		25		

(1) Specified by Design (not production tested).

**ELECTRICAL CHARACTERISTICS (continued)**over operating free-air temperature range,  $V_{CC}$ ,  $V_{IN} = 12V$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ON-TIME TIMER CONTROL</b>						
$t_{ON}$	On time	$V_{IN} = 12V$ , $V_O = 1.05V$		145		ns
$t_{OFF(MIN)}$	Minimum off time	$T_A = 25^\circ C$ , $V_{FB} = 0.7V$		260	310	ns
<b>SOFT START</b>						
$I_{SSC}$	Charge current	$V_{SS} = 0V$	1.4	2	2.6	$\mu A$
$I_{SSD}$	Discharge current	$V_{SS} = 0.5V$	0.1	0.2		mA
<b>POWER GOOD</b>						
$V_{THPG}$	Threshold	$V_{FB}$ rising (good)	85	90	95	%
		$V_{FB}$ falling (fault)		85		
$I_{PG}$	Sink current	$PG = 0.5V$	2.5	5		mA
<b>OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION</b>						
$V_{OVP}$	Output OVP trip threshold	OVP detect	115	120	125	%
$t_{OVPDEL}$	Output OVP prop delay			5		$\mu s$
$V_{UVP}$	Output UVP trip threshold	UVP detect	65	70	75	%
		Hysteresis		10		
$t_{UVPDEL}$	Output UVP delay			0.25		ms
$t_{UVPEN}$	Output UVP enable delay	Relative to soft-start time		x 1.7		
<b>UVLO</b>						
UVLO	UVLO threshold	Wake up $V_{REG5}$ voltage	3.55	3.8	4.05	V
		Hysteresis $V_{REG5}$ voltage	0.23	0.35	0.47	


## DEVICE INFORMATION



## PIN FUNCTIONS

PIN		DESCRIPTION
NAME	NO.	
VO	1	Connect to output of converter. This pin is used for On-Time Adjustment.
VFB	2	Converter feedback input. Connect with feedback resistor divider.
VREG5	3	5.5 V power supply output. A capacitor (typical 1μF) should be connected to GND.
SS	4	Soft-start control. A external capacitor should be connected to GND.
GND	5	Signal ground pin
PG	6	Open drain power good output
EN	7	Enable control input
PGND1, PGND2	8, 9	Ground returns for low-side MOSFET. Also serve as inputs of current comparators. Connect PGND and GND strongly together near the IC.
SW1, SW2	10, 11	Switch node connection between high-side NFET and low-side NFET. Also serve as inputs to current comparators.
VBST	12	Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to respective SW1, SW2 terminals. An internal PN diode is connected between VREG5 to VBST pin.
VIN	13	Power input and connected to high side NFET drain
VCC	14	Supply input for 5 V internal linear regulator for the control circuitry
PowerPAD™	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.

## Functional Block Diagram



## OVERVIEW

The TPS54225-Q1 is a 2-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

## DETAILED DESCRIPTION

### PWM Operation

The main control loop of the TPS54225-Q1 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one

shot timer expires. This one shot timer is set by the converter input voltage ,VIN, and the output voltage ,VO, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

### PWM Frequency and Adaptive On-Time Control

TPS54225-Q1 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54225-Q1 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage. The actual frequency may vary from 700 kHz depending on the off time, which is ended when the fed back portion of the output voltage falls to the VFBthreshold voltage.

### Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high, 2-μA current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is 2 μA.

$$T_{ss}(ms) = \frac{C6(nF) \cdot V_{ref}}{I_{ss}(\mu A)} = \frac{C6(nF) \cdot 0.765}{2} \quad (1)$$

A unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage VFB), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

### Power Good

The power good function is activated after soft start has finished. The power good function becomes active after 1.7 times soft-start time. When the output voltage is within –10% of the target value, internal comparators detect power good state and the power good signal becomes high. Rpg resistor value, which is connected between PG and VREG5, is required from 20 kΩ to 150 kΩ. If the feedback voltage goes under 15% of the target value, the power good signal becomes low after a 10 ms internal delay.

### Output Discharge Control

The TPS54225-Q1 discharges the output when EN is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO and thermal shutdown). The output is discharged by an internal 50-Ω MOSFET which is connected from VO to PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.

### Current Protection

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time, and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current Iout. If the measured voltage is above the voltage proportional to the current limit, then the device constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time.

The converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output under-voltage protection circuit to be activated. When the over current condition is removed, the output voltage will return to the regulated value. This protection is non-latching.

### Over/Undervoltage Protection

The TPS54225-Q1 detects over and undervoltage conditions by monitoring the feedback voltage (VFB). This function is enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250  $\mu$ s, the device latches off both internal top and bottom MOSFET.

### UVLO Protection

Undervoltage lock out protection (UVLO) monitors the voltage of the  $V_{REG5}$  pin. When the  $V_{REG5}$  voltage is lower than UVLO threshold voltage, the TPS54225-Q1 is shut off. This protection is non-latching.

### Thermal Shutdown

Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 150°C), the TPS54225-Q1 shuts off. This protection is non-latching.

## TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.

## TYPICAL CHARACTERISTICS (continued)

1.05-V OUTPUT VOLTAGE  
vs  
INPUT VOLTAGE




Figure 5.

1.05-V, 0-A TO 2-A-LOAD TRANSIENT RESPONSE




Figure 6.

START-UP WAVEFORM




Figure 7.

EFFICIENCY  
vs  
OUTPUT CURRENT




Figure 8.

# TYPICAL CHARACTERISTICS (continued)

SWITCHING FREQUENCY  
vs  
INPUT VOLTAGE




Figure 9.

SWITCHING FREQUENCY  
vs  
OUTPUT CURRENT




Figure 10.

VOLTAGE RIPPLE AT OUTPUT




Figure 11.

VOLTAGE RIPPLE AT INPUT




Figure 12.

## DESIGN GUIDE

### Step By Step Design Procedure

To begin the design process, the following application parameters must be known:

- Input voltage range
- Output voltage
- Output current
- Output voltage ripple
- Input voltage ripple




Figure 13. Schematic Diagram

### Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 and Equation 3 to calculate  $V_{OUT}$ .

To improve efficiency at light loads consider using larger value resistors, too high of resistance is more susceptible to noise and voltage errors from the VFB input current is more noticeable.

For output voltage from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \cdot \left(1 + \frac{R1}{R2}\right) \quad (2)$$

For output voltage over 2.5 V:

$$V_{OUT} = (0.763 + 0.0017 \cdot V_{OUT}) \cdot \left(1 + \frac{R1}{R2}\right) \quad (3)$$

Where:

$V_{OUT\_SET}$  = Target  $V_{OUT}$  voltage

### Output Filter Selection

The output filter used with the TPS54225-Q1 is an LC circuit. This LC filter has double pole at:

$$F_p = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}} \quad (4)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54225-Q1. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

**Table 1. Recommended Component Values**

OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF) <sup>(1)</sup>	L1 (μH)	C8 + C9 (μF)
1	6.81	22.1		2.2	22 - 68
1.05	8.25	22.1		2.2	22 - 68
1.2	12.7	22.1		2.2	22 - 68
1.8	30.1	22.1	10 - 47	3.3	22 - 68
2.5	49.9	22.1	10 - 47	3.3	22 - 68
3.3	73.2	22.1	10 - 47	3.3	22 - 68
5	121	22.1	10 - 47	4.7	22 - 68

(1) Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1.

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using Equation 5, Equation 6, and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 700 kHz for  $f_{SW}$ .

Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$I_{lp-p} = \frac{V_{OUT}}{V_{IN(max)}} \cdot \frac{V_{IN(max)} - V_{OUT}}{L_O \cdot f_{SW}} \quad (5)$$

$$I_{lpeak} = I_O + \frac{I_{lp-p}}{2} \quad (6)$$

$$I_{Lo(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I_{lp-p}^2} \quad (7)$$

For this design example, the calculated peak current is 2.23 A and the calculated RMS current is 2.01 A. The inductor used is a TDK SPM6530-2R2M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54225-Q1 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22 μF to 68 μF. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{\sqrt{12} \cdot V_{IN} \cdot L_O \cdot f_{SW}} \quad (8)$$

For this design two TDK C3216X5R0J226M 22 μF output capacitors are used. The typical ESR is 2 mΩ each. The calculated RMS current is 0.271 A and each output capacitor is rated for 4 A.

## Input Capacitor Selection

The TPS54225-Q1 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μF is recommended for the decoupling capacitor. An additional 0.1 μF capacitor from pin 14 to ground is recommended to improve the stability of the over-current limit function. The capacitor voltage rating needs to be greater than the maximum input voltage.

### Bootstrap Capacitor Selection

A 0.1  $\mu\text{F}$  ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

### VREG5 Capacitor Selection

A 1.0  $\mu\text{F}$  ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

## THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be connected to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD™ package and how to use the advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. [SLMA002](#) and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. [SLMA004](#).

The exposed thermal pad dimensions for this package are shown in the following illustration.





Figure 14. Thermal Pad Dimensions

## LAYOUT CONSIDERATIONS

1. Keep the input switching current loop as small as possible.
2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
3. Keep analog and non-switching components away from switching components.
4. Make a single point connection from the signal ground to power ground.
5. Do not allow switching current to flow under the device.
6. Keep the pattern lines for VIN and PGND broad.
7. Exposed pad of device must be connected to PGND with solder.
8. VREG5 capacitor should be placed near the device, and connected PGND.
9. Output capacitor should be connected to a broad pattern of the PGND.
10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
12. Providing sufficient via is preferable for VIN, SW and PGND connection.
13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
14. If VIN and VCC is shorted, VIN and VCC patterns need to be connected with broad pattern lines.
15. VIN Capacitor should be placed as near as possible to the device.



**Figure 15. TPS54225-Q1 Layout**

## PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">TPS54225TPWPRQ1</a>	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	54225Q1
TPS54225TPWPRQ1.B	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 105	54225Q1

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF TPS54225-Q1 :

- Catalog : [TPS54225](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

## GENERIC PACKAGE VIEW


**PWP 14**

**PowerPAD TSSOP - 1.2 mm max height**



4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224995/A



4229706/B 12/2023

## NOTES:

PowerPAD is a trademark of Texas Instruments.



1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

# EXAMPLE BOARD LAYOUT

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4229706/B 12/2023

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

PWP0014K

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 12X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.91 X 2.90
0.125	2.60 X 2.59 (SHOWN)
0.15	2.37 X 2.36
0.175	2.20 X 2.19

4229706/B 12/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## 重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 [TI 销售条款](#)、[TI 通用质量指南](#) 或 [ti.com](#) 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月