

# 4.5V to 18V Input, 2-A Synchronous Step-Down SWIFT<sup>™</sup> Converter

Check for Samples: TPS54225

#### **FEATURES**

- D-CAP2<sup>™</sup> Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide V<sub>CC</sub> Input Voltage Range: 4.5 V to 18 V
- Wide V<sub>IN</sub> Input Voltage Range: 2 V to 18 V
- Output Voltage Range: 0.76 V to 5.5 V
- Highly Efficient Integrated FET's Optimized for Lower Duty Cycle Applications
   160 mΩ (High Side) and 110 mΩ (Low Side)
- High Efficiency, less than 10 μA at shutdown
- High Initial Bandgap Reference Accuracy
- · Adjustable Soft Start
- Pre-Biased Soft Start
- 700-kHz Switching Frequency (f<sub>SW</sub>)
- Cycle-By-Cycle Overcurrent Limit
- Power Good Output


#### **APPLICATIONS**


- Wide Range of Applications for Low Voltage System
  - Digital TV Power Supply
  - High Definition Blu-ray Disc™ Players
  - Networking Home Terminal
  - Digital Set Top Box (STB)

#### DESCRIPTION

The TPS54225 is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS54225 enables system designers to complete the suite of various end equipment's power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54225 uses the D-CAP2™ mode control which provides a fast transient response with no external compensation components.

The TPS54225 also has a proprietary circuit that enables the device to adapt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V  $V_{\rm CC}$  input , and from 2-V to 18-V VIN input power supply voltage. The output voltage can be programmed between 0.76 V and 5.5 V. The device also features an adjustable slow start time and a power good function. The TPS54225 is available in the 14 pin HTSSOP package, and designed to operate from  $-40^{\circ}{\rm C}$  to  $85^{\circ}{\rm C}$ .





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2, PowerPAD are trademarks of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	PACKAGE <sup>(2)</sup> (3)	ORDERABLE PART NUMBER	TRANSPORT MEDIA
40°C +- 05°C	PowerPAD™	TPS54225PWP	Tube
–40°C to 85°C	(HTSSOP) - PWP (14 Pins)	TPS54225PWPR	Tape and Reel

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- 2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) All package options have Cu NIPDAU lead/ball finish.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT
V		V <sub>IN</sub> , V <sub>CC</sub> , EN	-0.3 to 20	V
		V <sub>BST</sub>	-0.3 to 26	V
	Input voltage range	V <sub>BST</sub> (vs SW1, SW2)	-0.3 to 6.5	V
VI	Input voltage range	V <sub>FB</sub> , V <sub>O</sub> , SS, PG	-0.3 to 6.5	V
		SW1, SW2	–2 to 20	V
		SW1, SW2 (10 ns transient)	-3 to 20	V
V	Output valtage range	$V_{REG5}$	-0.3 to 6.5	V
Vo	Output voltage range	P <sub>GND1</sub> , P <sub>GND2</sub>	-0.3 to 0.3	V
$V_{diff}$	Voltage from GND to POWERPAD		-0.2 to 0.2	V
ECDti	Flacture static dischause	Human Body Model (HBM)	2	kV
ESD rating	Electrostatic discharge	Charged Device Model (CDM)	500	V
TJ	Operating junction temperature		-40 to 150	°C
T <sub>stg</sub>	Storage temperature		-55 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### THERMAL INFORMATION

		TPS54225	
	THERMAL METRIC <sup>(1)</sup>	PWP	UNITS
		14 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	55.6	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	51.3	
$\theta_{JB}$	Junction-to-board thermal resistance	26.4	°C 44/
Ψлт	Junction-to-top characterization parameter	1.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	20.6	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	4.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

2



## **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply input voltage range		4.5	18	V
V <sub>IN</sub>	Power input voltage range		2	18	V
		V <sub>BST</sub>	-0.1	24	
		V <sub>BST</sub> (vs SW1, SW2)	-0.1	5.7	
		SS, PG	-0.1	5.7	
	Input voltage range	EN	-0.1	18	V
V <sub>I</sub>		V <sub>O</sub> , V <sub>FB</sub>	-0.1	5.5	V
		SW1, SW2	-1.8	18	
		SW1, SW2 (10 ns transient)	-3	18	
		P <sub>GND1</sub> , P <sub>GND2</sub>	-0.1	0.1	
Vo	Output voltage range	$V_{REG5}$	-0.1	5.7	V
lo	Output current range	I <sub>VREG5</sub>	0	10	mA
T <sub>A</sub>	Operating free-air temperature		-40	85	°C
TJ	Operating junction temperature		-40	125	°C

# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range,  $V_{CC}$ ,  $V_{IN}$  = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY (	CURRENT					
I <sub>VCC</sub>	Operating - non-switching supply current	$V_{CC}$ current, $T_A = 25^{\circ}C$ , $EN = 5 \text{ V}$ , $V_{FB} = 0.8 \text{ V}$		800	1200	μΑ
I <sub>VCCSDN</sub>	Shutdown supply current	$V_{CC}$ current, $T_A = 25^{\circ}C$ , $EN = 0 V$		1.8	10	μΑ
LOGIC TH	HRESHOLD					
V <sub>ENH</sub>	EN high-level input voltage	EN	2			V
V <sub>ENL</sub>	EN low-level input voltage	EN			0.4	V
V <sub>FB</sub> VOLT	AGE AND DISCHARGE RESISTANC	E			·	
		$T_A = 25^{\circ}C, V_O = 1.05 V$	757	765	773	
$V_{FB}$	Threshold voltage	$T_A = 0$ °C to 85°C, $V_O = 1.05 V^{(1)}$	753		777	mV
		$T_A = -40^{\circ}C \text{ to } 85^{\circ}C, V_O = 1.05 V^{(1)}$	751		779	
I <sub>VFB</sub>	Input current	V <sub>FB</sub> = 0.8 V, T <sub>A</sub> = 25°C		0	±0.1	μA
R <sub>Dischg</sub>	V <sub>O</sub> discharge resistance	EN = 0 V, V <sub>O</sub> = 0.5 V, T <sub>A</sub> = 25°C		50	100	Ω
V <sub>REG5</sub> OU	TPUT				·	
V <sub>VREG5</sub>	Output voltage	T <sub>A</sub> = 25°C, 6 V < V <sub>CC</sub> < 18 V, 0 < I <sub>VREG5</sub> < 5 mA	5.3	5.5	5.7	V
V <sub>LN5</sub>	Line regulation	6 V < V <sub>CC</sub> < 18 V, I <sub>VREG5</sub> = 5 mA			20	mV
$V_{LD5}$	Load regulation	0 mA < I <sub>VREG5</sub> < 5 mA			100	mV
I <sub>VREG5</sub>	Output current	V <sub>CC</sub> = 6 V, V <sub>REG5</sub> = 4 V, T <sub>A</sub> = 25°C		70		mA
MOSFET	•				·	
R <sub>DS(on)h</sub>	High side switch resistance	25°C, V <sub>BST</sub> - SW1, SW2 = 5.5 V		160		mΩ
R <sub>DS(on)I</sub>	Low side switch resistance	25°C		110		mΩ
CURRENT	T LIMIT					
I <sub>ocl</sub>	Current limit	$L_{OUT} = 2.2 \mu H^{(1)}$	2.5	3.1	4.5	Α
THERMAL	L SHUTDOWN				*	
<b>T</b>	The second of the state of the	Shutdown temperature (1)		150		0.0
$T_{SDN}$	Thermal shutdown threshold	Hysteresis (1)		25		°C

<sup>(1)</sup> Specified by Design (not production tested).

© 2009–2011, Texas Instruments Incorporated




# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range,  $V_{CC}$ ,  $V_{IN}$  = 12V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>ON</sub>	On time	V <sub>IN</sub> = 12 V, V <sub>O</sub> = 1.05 V		145		ns
t <sub>OFF(MIN)</sub>	Minimum off time	$T_A = 25^{\circ}C, V_{FB} = 0.7 V$		260	310	ns
SOFT ST	ART					
I <sub>SSC</sub>	Charge current	V <sub>SS</sub> = 0 V	1.4	2	2.6	μA
I <sub>SSD</sub>	Discharge current	V <sub>SS</sub> = 0.5 V	0.1	0.2		mA
POWER (	GOOD					
· · · · · · · · · · · · · · · · · · ·	Thursday	V <sub>FB</sub> rising (good)	85	90	95	%
V <sub>THPG</sub> Threshold		V <sub>FB</sub> falling (fault)		85		%
$I_{PG}$	Sink current	PG = 0.5 V	2.5	5		mA
OUTPUT	UNDERVOLTAGE AND OVERVO	LTAGE PROTECTION				
V <sub>OVP</sub>	Output OVP trip threshold	OVP detect	115	120	125	%
tovpdel	Output OVP prop delay			5		μs
	Outrot IIVD trip through ald	UVP detect	65	70	75	0/
$V_{UVP}$	Output UVP trip threshold	Hysteresis		10		%
t <sub>UVPDEL</sub>	Output UVP delay			0.25		ms
t <sub>UVPEN</sub>	Output UVP enable delay	Relative to soft-start time		x 1.7		
UVLO					*	
111/1/0	LIV/I O three hold	Wake up V <sub>REG5</sub> voltage	3.55	3.8	4.05	
UVLO	UVLO threshold	Hysteresis V <sub>REG5</sub> voltage	0.23	0.35	0.47	V

# **DEVICE INFORMATION**

#### PWP PACKAGE (TOP VIEW)






# **PIN FUNCTIONS**

PIN		DESCRIPTION					
NAME	NO.	DESCRIPTION					
VO	1	Connect to output of converter. This pin is used for On-Time Adjustment.					
VFB	2	Converter feedback input. Connect with feedback resistor divider.					
VREG5	3	5.5 V power supply output. A capacitor (typical 1µF) should be connected to GND.					
SS	4	Soft-start control. A external capacitor should be connected to GND.					
GND	5	Signal ground pin					
PG	6	Open drain power good output					
EN	7	Enable control input					
PGND1, PGND2	8, 9	Ground returns for low-side MOSFET. Also serve as inputs of current comparators. Connect PGND and GND strongly together near the IC.					
SW1, SW2	10, 11	Switch node connection between high-side NFET and low-side NFET. Also serve as inputs to current comparators.					
VBST	12	Supply input for high-side NFET gate driver (boost terminal). Connect capacitor from this pin to respective SW1, SW2 terminals. An internal PN diode is connected between VREG5 to VBST pin.					
VIN	13	Power input and connected to high side NFET drain					
VCC	14	Supply input for 5 V internal linear regulator for the control circuitry					
PowerPAD™	Back side	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.					



## **Functional Block Diagram**



#### **OVERVIEW**

The TPS54225 is a 2-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2<sup>™</sup> mode control. The fast transient response of D-CAP2<sup>™</sup> control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

#### **DETAILED DESCRIPTION**

## **PWM Operation**

The main control loop of the TPS54225 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one



shot timer expires. This one shot timer is set by the converter input voltage ,VIN, and the output voltage , $V_O$ , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2<sup>TM</sup> mode control.

#### **PWM Frequency and Adaptive On-Time Control**

TPS54225 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54225 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage. The actual frequency may vary from 700 kHz depending on the off time, which is ended when the fed back portion of the output voltage falls to the  $V_{\rm FB}$ threshold voltage.

#### Soft Start and Pre-Biased Soft Start

The soft start function is adjustable. When the EN pin becomes high,  $2-\mu A$  current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 1. VFB voltage is 0.765 V and SS pin source current is  $2 \mu A$ .

$$Tss(ms) = \frac{C6(nF) \cdot Vref}{Iss(\mu A)} = \frac{C6(nF) \cdot 0.765}{2} \tag{1}$$

A unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than feedback voltage  $V_{FB}$ ), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and ensure that the out voltage (VO) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

# **Power Good**

The power good function is activated after soft start has finished. The power good function becomes active after 1.7 times soft-start time. When the output voltage is within -10% of the target value, internal comparators detect power good state and the power good signal becomes high. Rpg resister value, which is connected between PG and VREG5, is required from  $20~\text{k}\Omega$  to  $150~\text{k}\Omega$ . If the feedback voltage goes under 15% of the target value, the power good signal becomes low after a 10~m internal delay.

#### **Output Discharge Control**

The TPS54225 discharges the output when EN is low, or the controller is turned off by the protection functions (OVP, UVP, UVLO and thermal shutdown). The output is discharged by an internal  $50-\Omega$  MOSFET which is connected from VO to PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.

## **Current Protection**

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by Vin, Vout, the on-time, and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current lout. If the measured voltage is above the voltage proportional to the current limit, then the device constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time.

The converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

© 2009–2011, Texas Instruments Incorporated



There are some important considerations for this type of over-current protection. The load current one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output under-voltage protection circuit to be activated. When the over current condition is removed, the output voltage will return to the regulated value. This protection is non-latching.

#### Over/Undervoltage Protection

The TPS54225 detects over and undervoltage conditions by monitoring the feedback voltage (VFB). This function is enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250 µs, the device latches off both internal top and bottom MOSFET.

#### **UVLO Protection**

Undervoltage lock out protection (UVLO) monitors the voltage of the  $V_{REG5}$  pin. When the  $V_{REG5}$  voltage is lower than UVLO threshold voltage, the TPS54225 is shut off. This is protection is non-latching.

#### **Thermal Shutdown**

Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 150°C), the TPS54225 shuts off. This protection is non-latching.

8



# TYPICAL CHARACTERISTICS




Figure 1.  $V_{CC}$  TEMPERATURE vs. JUNCTION TEMPERATURE




Figure 2. V<sub>CC</sub> SHUTDOWN CURRENT vs. JUNCTION TEMPERATURE




Figure 3. EN CURRENT vs. EN VOLTAGE




Figure 4. 1.05-V OUTPUT VOLTAGE vs. OUTPUT CURRENT








Figure 5. 1.05-V OUTPUT VOLTAGE vs INPUT VOLTAGE




Figure 6. 1.05-V, 0-A TO 2-A-LOAD TRANSIENT RESPONSE




Figure 7. START-UP WAVEFORM




Figure 8. EFFICIENCY vs. OUTPUT CURRENT









Figure 9. SWICHING FREQUENCY vs. INPUT VOLTAGE






Figure 11. VOLTAGE RIPPLE AT OUTPUT




Figure 12. VOLTAGE RIPPLE AT INPUT



#### **DESIGN GUIDE**

#### Step By Step Design Procedure

To begin the design process, the following application parameters must be known:

- Input voltage range
- Output voltage
- Output current
- Output voltage ripple
- Input voltage ripple




Figure 13. Schematic Diagram

#### **Output Voltage Resistors Selection**

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 and Equation 3 to calculate V<sub>OUT</sub>.

To improve efficiency at light loads consider using larger value resistors, too high of resistance is more susceptible to noise and voltage errors from the VFB input current is more noticeable.

For output voltage from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \bullet \left(1 + \frac{R1}{R2}\right) \tag{2}$$

For output voltage over 2.5 V:

$$V_{OUT} = (0.763 + 0.0017 \bullet V_{OUT}) \bullet \left(1 + \frac{R1}{R2}\right)$$
(3)

Where:

 $V_{OUT\ SET}$  = Target  $V_{OUT}$  voltage

## **Output Filter Selection**

The output filter used with the TPS54225 is an LC circuit. This LC filter has double pole at:

$$F_P = \frac{1}{2\pi \sqrt{L_{OUT} \times C_{OUT}}} \tag{4}$$

12



At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54225. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to -20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

**OUTPUT VOLTAGE** R2 (kΩ) C4 (pF)<sup>(1)</sup> R1 ( $k\Omega$ ) L1 (µH) C8 + C9 (µF) (V) 1 6.81 22.1 2.2 22 - 68 1.05 8.25 22.1 2.2 22 - 68 1.2 12.7 2.2 22 - 68 22.1 1.8 30.1 22.1 10 - 47 3.3 22 - 68 2.5 49.9 22.1 10 - 47 3.3 22 - 68 3.3 3.3 73.2 22.1 10 - 47 22 - 68 5 121 22.1 10 - 47 4.7 22 - 68

**Table 1. Recommended Component Values** 

#### (1) Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (C4) in parallel with R1.

The inductor peak-to-peak ripple current, peak current, and RMS current are calculated using Equation 5, Equation 6, and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 700 kHz for f<sub>SW</sub>.

Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$Ilp - p = \frac{V_{OUT}}{V_{IN\,(max)}} \bullet \frac{V_{IN\,(max)} - V_{OUT}}{L_O \bullet f_{SW}}$$
(5)

$$I_{lpeak} = I_O + \frac{Ilp - p}{2} \tag{6}$$

$$I_{Lo(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I l p - p^2}$$
 (7)

For this design example, the calculated peak current is 2.23 A and the calculated RMS current is 2.01 A. The inductor used is a TDK SPM6530-2R2M100 with a peak current rating of 11.5 A and an RMS current rating of 11 A

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54225 is intended for use with ceramic or other low ESR capacitors. Recommended values range from 22  $\mu$ F to 68  $\mu$ F. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \bullet (V_{IN} - V_{OUT})}{\sqrt{12} \bullet V_{IN} \bullet L_O \bullet f_{SW}}$$
(8)

For this design two TDK C3216X5R0J226M 22  $\mu$ F output capacitors are used. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.271 A and each output capacitor is rated for 4 A.

#### **Input Capacitor Selection**

The TPS54225 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10  $\mu$ F is recommended for the decoupling capacitor. An additional 0.1  $\mu$ F capacitor from pin 14 to ground is recommended to improve the stability of the over-current limit function. The capacitor voltage rating needs to be greater than the maximum input voltage.



#### **Bootstrap Capacitor Selection**

A 0.1 µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

#### **VREG5 Capacitor Selection**

A 1.0  $\mu$ F ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. It is recommended to use a ceramic capacitor.

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be connected to an external heatsink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD™ package and how to use the advantage of its heat dissipating abilities, refer to Technical Breif, PowerPAD™ Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD™ Made Easy, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.





Figure 14. Thermal Pad Dimensions

14



#### LAYOUT CONSIDERATIONS

- 1. Keep the input switching current loop as small as possible.
- 2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- 3. Keep analog and non-switching components away from switching components.
- 4. Make a single point connection from the signal ground to power ground.
- 5. Do not allow switching current to flow under the device.
- 6. Keep the pattern lines for VIN and PGND broad.
- 7. Exposed pad of device must be connected to PGND with solder.
- 8. VREG5 capacitor should be placed near the device, and connected PGND.
- 9. Output capacitor should be connected to a broad pattern of the PGND.
- 10. Voltage feedback loop should be as short as possible, and preferably with ground shield.
- 11. Lower resistor of the voltage divider which is connected to the VFB pin should be tied to SGND.
- 12. Providing sufficient via is preferable for VIN, SW and PGND connection.
- 13. PCB pattern for VIN, SW, and PGND should be as broad as possible.
- 14. If VIN and VCC is shorted, VIN and VCC patterns need to be connected with broad pattern lines.
- 15. VIN Capacitor should be placed as near as possible to the device.



- VIA to Ground Plane
- Etch on Bottom Layer or Under Component

Figure 15. TPS54225 Layout



# **REVISION HISTORY**

Cł	hanges from Original (October 2009) to Revision A	Page
•	Changed the device from Product Preview to Production	1
CI	hanges from Revision A (October 2009) to Revision B	Page
•	Changed TPS54225PWPR tape and reel quantity From: 3000 To: 2000	2
•	Added $V_{CC}$ , $V_{IN} = 12V$ to the conditions statement in the Electrical Characteristics table	3
<u>.</u>	Added Note 1 to Table 1	13
Cł	hanges from Revision B (October 2010) to Revision C	Page
•	Changed –45°C to 85°C to –40°C to 85°C in Ordering Information	2
•	Deleted quantity from Transport Media column	2
•	Added Thermal Information table	2
•	Added I <sub>O</sub> row to the ROC table	3
•	Changed Functional Block Diagram	6
•	Changed TPS54326 to TPS54225 in PWM Frequency and Adaptive On-Time Control section	7
•	Changed Power Good section text	7
•	Changed Current Protection section text	7
•	Changed TPS54326 to TPS54225	8
•	Changed Design Guide information	
	Changed C4 values in Table 1	13

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS54225PWP	Active	Production	HTSSOP (PWP)   14	90   TUBE	Yes	NIPDAU   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54225
TPS54225PWP.A	Active	Production	HTSSOP (PWP)   14	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54225
TPS54225PWP.B	Active	Production	HTSSOP (PWP)   14	90   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54225
TPS54225PWPR	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54225
TPS54225PWPR.A	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54225
TPS54225PWPR.B	Active	Production	HTSSOP (PWP)   14	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54225

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

#### OTHER QUALIFIED VERSIONS OF TPS54225:

Automotive: TPS54225-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54225PWPR	HTSSOP	PWP	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025



## \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TPS54225PWPR	HTSSOP	PWP	14	2000	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54225PWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS54225PWP	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS54225PWP.A	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS54225PWP.A	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS54225PWP.B	PWP	HTSSOP	14	90	530	10.2	3600	3.5
TPS54225PWP.B	PWP	HTSSOP	14	90	530	10.2	3600	3.5

4.4 x 5.0, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G14)

# PowerPAD ™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

Top View

4206332-44/AO 01/16

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G14)

# PowerPAD™ PLASTIC SMALL OUTLINE




#### NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated