



# TPS54040A

www.ti.com.cn

ZHCS833-MARCH 2012

# 具有 Eco-mode™ 的 0.5 A, 42V 降压 SWIFT™ DC/DC 转换器

#### 查询样品: TPS54040A

#### 特性

- 3.5V 至 42V 输入电压范围
- 200mΩ 高侧金属氧化物半导体场效应晶体 (MOSFET)
- 在带有脉冲跳跃的轻负载条件上实现了高效率 Ecomode™
- 比 TPS54040 更严密的使能阀值 为了实现更加精准的欠压锁定 (UVLO) 电压
- 可调的 UVLO 电压和滞后
- 116µA 工作静态电流
- 1.3µA 关断电流
- 100kHz 至 2.5MHz 的开关频率
- 同步至外部时钟
- 可调节的缓慢起动/排序

- 欠压 (UV) 和过流 (OV) 电源良好输出
- 0.8V 内部电压基准
- 采用微型小外形尺寸 (MSOP)-10 和超薄型小外形 尺寸 (VSON)-10 封装
- 受 WEBENCH<sup>®</sup> 和 SwitcherPro<sup>™</sup> 软件工具 支持。
- 针对 SWIFT™ 如需查阅文档,请登录 TI 网 站http://www.ti.com/swift

#### 应用范围


- 12V 和 24V 工业及商用低功耗系统
- 汽车售后加装配件:视频、全球卫星定位 (GPS)、 娱乐

#### 说明

TPS54040A 器件是一款 42V, 0.5A,降压稳压器,此稳压器具有一个集成的高侧 MOSFET。 电流模式控制提供 了简单的外部补偿和组件选择的灵活性。 一个低纹波脉冲跳跃模式将无负载、经调节的输入电源电流减少至 116µA。 通过使用使能引脚,当它为低电平时,关断电源电流降标称值为 1.3µA。

欠压闭锁在内部设定为 2.5V,但可采用使能引脚将之提高。 输出电压启动斜坡受控于缓慢起动引脚,该引脚还可 被配置用来控制电源排序或者跟踪。 开漏电源状态良好信号表示输出处于其标称电压的 94% 至 107% 之内。

宽广的开关频率范围使得能够对效率及外部组件尺寸进行优化。 频率折返和热关断功能在过载情况下对部件实施保护。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Eco-mode, SwitcherPro, SWIFT are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments.

# TPS54040A



#### ZHCS833-MARCH 2012

www.ti.com.cn



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### Table 1. ORDERING INFORMATION<sup>(1)</sup>

| Tj             | PACKAGE | PART NUMBER                 |
|----------------|---------|-----------------------------|
| -40°C to 150°C | MSOP-10 | TPS54040ADGQ <sup>(2)</sup> |
|                | VSON-10 | TPS54040ADRC <sup>(3)</sup> |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

(2) The DGQ package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54040ADGQR).

(3) The DRC package is available in large or small reels. Add an R suffix for large reels, and a T suffix for small reels (i.e.,

TPS54040ADRCR).

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Over operating temperature range (unless otherwise noted).

|   |                     | VA    | LUE      |      |  |
|---|---------------------|-------|----------|------|--|
|   |                     | MIN   | MAX      | UNIT |  |
|   | VIN                 | -0.3  | 47       |      |  |
|   | EN                  | -0.3  | 5        |      |  |
|   | BOOT                |       | 55       |      |  |
| Leaved and the sec  | VSENSE              | -0.3  | 3        |      |  |
| Input voltage   | COMP                | -0.3  | 3        | V    |  |
|   | PWRGD               | -0.3  | 6        |      |  |
|   | SS/TR               | -0.3  | 3        |      |  |
|   | RT/CLK              | -0.3  | 3.6      |      |  |
|   | BOOT-PH             |       | 8        |      |  |
| Output voltage  | РН                  | -0.6  | 47       | V    |  |
| a a par renage  | PH, 10-ns Transient | -2    | 47       |      |  |
| Voltage Difference  | PAD to GND          |       | ±200     | mV   |  |
|   | EN                  |       | 100      | μA   |  |
|   | BOOT                |       | 100      | mA   |  |
| Source current  | VSENSE              |       | 10       | μA   |  |
|   | РН                  | Curre | nt Limit | А    |  |
|   | RT/CLK              |       | 100      | μA   |  |
|   | VIN                 | Curre | nt Limit | А    |  |
| Cial, automat   | COMP                |       | 100      | μA   |  |
| Sink current  | PWRGD               |       | 10       | mA   |  |
|   | SS/TR               |       | 200      | μA   |  |
| Electrostatic Discharge (HBM) QSS 009-105 (JESD22-A114A)    |                     |       | 2        | kV   |  |
| Electrostatic Discharge (CDM) QSS 009-147 (JESD22-C101B.01) |                     |       | 500      | V    |  |
| Operating junction tem                                      | perature            | -40   | 150      | °C   |  |
| Storage temperature   |                     | -65   | 150      | °C   |  |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



#### **THERMAL INFORMATION**

|                         | THERMAL METRIC <sup>(1)</sup>                           |               | TPS54040A     |                |  |
|-------------------------|---|---------------|---------------|----------------|--|
|                         |   | DGQ (10 PINS) | DRC (10 PINS) | UNITS          |  |
| $\theta_{JA}$           | Junction-to-ambient thermal resistance (standard board) | 62.5          | 40            |                |  |
| θ <sub>JCtop</sub>      | Junction-to-case (top) thermal resistance               | 83            | 65            |                |  |
| $\theta_{JB}$           | Junction-to-board thermal resistance                    | 28            | 8             | 0 <b>0</b> /// |  |
| ΨJT                     | Junction-to-top characterization parameter              | 1.7           | 0.6           | °C/W           |  |
| Ψјв                     | Junction-to-board characterization parameter            | 20.1          | 7.5           |                |  |
| $\theta_{\text{JCbot}}$ | Junction-to-case (bottom) thermal resistance            | 21            | 7.8           |                |  |

#### (1) 有关传统和新的热度量的更多信息,请参阅 *IC 封装热度量* 应用报告 SPRA953。 ELECTRICAL CHARACTERISTICS

 $T_{\rm J}$  = –40°C to 150°C, VIN = 3.5 to 42V (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS  | MIN   | TYP    | MAX   | UNIT  |
|--|--|-------|--------|-------|-------|
| SUPPLY VOLTAGE (VIN PIN)                                   |  | ·     |        |       |       |
| Operating input voltage                                    |  | 3.5   |        | 42    | V     |
| Internal undervoltage lockout<br>threshold                 | No voltage hysteresis, rising and falling  |       | 2.5    |       | V     |
| Shutdown supply current                                    | EN = 0 V, 25°C, 3.5 V ≤ VIN ≤ 42 V   |       | 1.3    | 4     |       |
| Operating : nonswitching supply<br>current                 | VSENSE = 0.83 V, VIN = 12 V, 25°C  |       | 116    | 136   | μA    |
| ENABLE AND UVLO (EN PIN)                                   | •  |       |        |       |       |
| Enable threshold voltage                                   | No voltage hysteresis, rising and falling  | 1.11  | 1.25   | 1.36  | V     |
|  | Enable threshold +50 mV  |       | -3.8   |       |       |
| Input current  | Enable threshold –50 mV  |       | -0.9   |       | μA    |
| Hysteresis current   |  |       | -2.9   |       | μA    |
| VOLTAGE REFERENCE  | •  |       |        |       |       |
|  | $T_J = 25^{\circ}C$  | 0.792 | 0.8    | 0.808 | V     |
| Voltage reference  |  | 0.784 | 0.8    | 0.816 | V     |
| HIGH-SIDE MOSFET   | ·  |       |        |       |       |
|  | VIN = 3.5 V, BOOT-PH = 3 V   |       | 300    |       | mΩ    |
| On-resistance  | VIN = 12 V, BOOT-PH = 6 V  |       | 200    | 410   | 11175 |
| ERROR AMPLIFIER  | ·  |       |        |       |       |
| Input current  |  |       | 50     |       | nA    |
| Error amplifier transconductance (g <sub>M</sub> )         | $-2 \ \mu A < I_{COMP} < 2 \ \mu A, V_{COMP} = 1 \ V$                            |       | 97     |       | µMhos |
| Error amplifier transconductance $(g_M)$ during slow start | $-2 \ \mu A < I_{COMP} < 2 \ \mu A, V_{COMP} = 1 \ V,$<br>$V_{VSENSE} = 0.4 \ V$ |       | 26     |       | µMhos |
| Error amplifier dc gain                                    | V <sub>VSENSE</sub> = 0.8 V  |       | 10,000 |       | V/V   |
| Error amplifier bandwidth                                  |  |       | 2700   |       | kHz   |
| Error amplifier source/sink                                | V <sub>(COMP)</sub> = 1 V, 100 mV overdrive                                      |       | ±7     |       | μA    |
| COMP to switch current transconductance                    |  |       | 1.9    |       | A/V   |
| CURRENT LIMIT  | •  |       |        |       |       |
| Current limit threshold                                    | VIN = 12 V, T <sub>J</sub> = 25°C  | 0.6   | 0.94   |       | А     |
| THERMAL SHUTDOWN   | ·  |       |        |       |       |
| Thermal shutdown   |  |       | 182    |       | °C    |

TEXAS INSTRUMENTS

www.ti.com.cn

# **ELECTRICAL CHARACTERISTICS (continued)**


 $T_J = -40^{\circ}$ C to 150°C, VIN = 3.5 to 42V (unless otherwise noted)

|                     | PARAMETER                                      | TEST CONDITIONS                                | MIN  | TYP  | MAX  | UNIT |
|---------------------|--|--|------|------|------|------|
| TIMING R            | ESISTOR AND EXTERNAL CLOCK (R                  | T/CLK PIN)                                     |      |      |      |      |
|                     | Switching Frequency Range using RT mode        |  | 100  |      | 2500 | kHz  |
| f <sub>SW</sub>     | Switching frequency                            | R <sub>T</sub> = 200 kΩ                        | 450  | 581  | 720  | kHz  |
|                     | Switching Frequency Range using<br>CLK mode    |  | 300  |      | 2200 | kHz  |
|                     | Minimum CLK input pulse width                  |  |      | 40   |      | ns   |
|                     | RT/CLK high threshold                          |  |      | 1.9  | 2.2  | V    |
|                     | RT/CLK low threshold                           |  | 0.45 | 0.7  |      | V    |
|                     | RT/CLK falling edge to PH rising<br>edge delay | Measured at 500 kHz with RT resistor in series |      | 60   |      | ns   |
|                     | PLL lock in time                               | Measured at 500 kHz                            |      | 100  |      | μs   |
| SLOW ST             | ART AND TRACKING (SS/TR)                       | · · · · ·                                      |      |      |      |      |
|                     | Charge current                                 | V <sub>(SS/TR)</sub> = 0.4 V                   |      | 2    |      | μA   |
|                     | SS/TR-to-VSENSE matching                       | V <sub>(SS/TR)</sub> = 0.4 V                   |      | 45   |      | mV   |
|                     | SS/TR-to-reference crossover                   | 98% nominal                                    |      | 1.0  |      | V    |
|                     | SS/TR discharge current (overload)             | $VSENSE = 0 V, V_{(SS/TR)} = 0.4 V$            |      | 112  |      | μA   |
|                     | SS/TR discharge voltage                        | VSENSE = 0 V                                   |      | 54   |      | mV   |
| POWER G             | OOD (PWRGD PIN)                                |  |      |      |      |      |
|                     |  | VSENSE falling                                 |      | 92%  |      |      |
| . /                 |  | VSENSE rising                                  |      | 94%  |      |      |
| V <sub>VSENSE</sub> | VSENSE threshold                               | VSENSE rising                                  |      | 109% |      |      |
|                     |  | VSENSE falling                                 |      | 107% |      |      |
|                     | Hysteresis                                     | VSENSE falling                                 |      | 2%   |      |      |
|                     | Output high leakage                            | VSENSE = VREF, V(PWRGD) = 5.5 V, 25°C          |      | 10   |      | nA   |
|                     | On resistance                                  | I <sub>(PWRGD)</sub> = 3 mA, VSENSE < 0.79 V   |      | 50   |      | Ω    |
|                     | Minimum VIN for defined output                 | $V_{(PWRGD)} < 0.5 V, I_{(PWRGD)} = 100 \mu A$ |      | 0.95 | 1.5  | V    |



#### DEVICE INFORMATION

#### **PIN CONFIGURATION**




#### **PIN FUNCTIONS**

| PIN         |     | I/O | DESCRIPTION   |
|-------------|-----|-----|---|
| NAME        | NO. | 1/0 | DESCRIPTION   |
| воот        | 1   | 0   | A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the output device, the output is forced to switch off until the capacitor is refreshed.  |
| COMP        | 8   | 0   | Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.   |
| EN          | 3   | Ι   | Enable pin, internal pull-up current source. Pull below 1.2V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors.   |
| GND         | 9   | Ι   | Ground  |
| PH          | 10  | -   | The source of the internal high-side power MOSFET.  |
| PWRGD       | 6   | 0   | An open drain output, asserts low if output voltage is low due to thermal shutdown, dropout, over-voltage or EN shut down.  |
| RT/CLK      | 5   | Ι   | Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is re-enabled and the mode returns to a resistor set function. |
| SS/TR       | 4   | Ι   | Slow-start and Tracking. An external capacitor connected to this pin sets the output rise time. Since the voltage on this pin overrides the internal reference, it can be used for tracking and sequencing.   |
| VIN         | 2   | Ι   | Input supply voltage, 3.5 V to 42 V.  |
| VSENSE      | 7   | Ι   | Inverting input of the transconductance (gm) error amplifier.   |
| Thermal Pad | 11  | -   | GND pin must be electrically connected to the exposed pad on the printed circuit board for proper operation.  |



## FUNCTIONAL BLOCK DIAGRAM






# PS54040A


ZHCS833-MARCH 2012

www.ti.com.cn


#### **TYPICAL CHARACTERISTICS**















SWITCHING FREQUENCY vs JUNCTION TEMPERATURE







SWITCHING FREQUENCY vs RT/CLK RESISTANCE LOW FREQUENCY RANGE



# SWITCH CURRENT LIMIT vs JUNCTION TEMPERATURE


TEXAS INSTRUMENTS

ZHCS833-MARCH 2012

www.ti.com.cn




EA TRANSCONDUCTANCE DURING SLOW START vs JUNCTION TEMPERATURE




#### Figure 7.












EA TRANSCONDUCTANCE vs JUNCTION TEMPERATURE



-

EN PIN CURRENT vs JUNCTION TEMPERATURE





#### SS/TR CHARGE CURRENT vs JUNCTION TEMPERATURE

# TPS54040A




ZHCS833-MARCH 2012



#### **TYPICAL CHARACTERISTICS (continued)**

SS/TR DISCHARGE CURRENT vs JUNCTION













Figure 15.








SHUTDOWN SUPPLY CURRENT vs INPUT VOLTAGE (Vin)






#### VIN SUPPLY CURRENT vs INPUT VOLTAGE


TEXAS INSTRUMENTS

www.ti.com.cn

ZHCS833-MARCH 2012


**TYPICAL CHARACTERISTICS (continued)** 









#### INPUT VOLTAGE (UVLO) vs JUNCTION TEMPERATURE










**BOOT-PH UVLO vs JUNCTION TEMPERATURE** 

2.5 -50 -25 0 25 50 75 100 125 150 T<sub>J</sub> - Junction Temperature - °C Figure 21.

SS/TR TO VSENSE OFFSET vs VSENSE



Copyright © 2012, Texas Instruments Incorporated



TPS54040A

www.ti.com.cn

#### ZHCS833-MARCH 2012

#### OVERVIEW

The TPS54040A device is a 42-V, 0.5-A, step-down (buck) regulator with an integrated high side n-channel MOSFET. To improve performance during line and load transients the device implements a constant frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency of 100 kHz to 2500 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54040A has a default start up voltage of approximately 2.5V. The EN pin has an internal pull-up current source that can be used to adjust the input voltage under voltage lockout (UVLO) threshold with two external resistors. In addition, the pull up current provides a default condition. When the EN pin is floating the device will operate. The operating current is 116µA when not switching and under no load. When the device is disabled, the supply current is 1.3  $\mu$ A.

The integrated  $200m\Omega$  high side MOSFET allows for high efficiency power supply designs capable of delivering 0.5 amperes of continuous current to a load. The TPS54040A reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high side MOSFET is supplied by a capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls below a preset threshold. The TPS54040A can operate at high duty cycles because of the boot UVLO. The output voltage can be stepped down to as low as the 0.8 V reference.

The TPS54040A has a power good comparator (PWRGD) which asserts when the regulated output voltage is less than 92% or greater than 109% of the nominal output voltage. The PWRGD pin is an open drain output which deasserts when the VSENSE pin voltage is between 94% and 107% of the nominal output voltage allowing the pin to transition high when a pull-up resistor is used.

The TPS54040A minimizes excessive output overvoltage (OV) transients by taking advantage of the OV power good comparator. When the OV comparator is activated, the high side MOSFET is turned off and masked from turning on until the output voltage is lower than 107%.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin to adjust the slow start time. A resistor divider can be coupled to the pin for critical power supply sequencing requirements. The SS/TR pin is discharged before the output powers up. This discharging ensures a repeatable restart after an over-temperature fault, UVLO fault or a disabled condition.

The TPS54040A, also, discharges the slow start capacitor during overload conditions with an overload recovery circuit. The overload recovery circuit will slow start the output from the fault voltage to the nominal regulation voltage once a fault condition is removed. A frequency foldback circuit reduces the switching frequency during startup and overcurrent fault conditions to help control the inductor current.



#### DETAILED DESCRIPTION

#### **Fixed Frequency PWM Control**

The TPS54040A uses an adjustable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the level set by the COMP voltage, the power switch is turned off. The COMP pin voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level. The Eco-Mode<sup>™</sup> is implemented with a minimum clamp on the COMP pin.

#### **Slope Compensation Output Current**

The TPS54040A adds a compensating ramp to the switch current signal. This slope compensation prevents subharmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.

#### Pulse Skip Eco-Mode

The TPS54040A operates in a pulse skip Eco mode at light load currents to improve efficiency by reducing switching and gate drive losses. The TPS54040A is designed so that if the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the pulse skipping current threshold, the device enters Eco mode. This current threshold is the current level corresponding to a nominal COMP voltage or 500mV.

When in Eco-mode, the COMP pin voltage is clamped at 500mV and the high side MOSFET is inhibited. Further decreases in load current or in output voltage can not drive the COMP pin below this clamp voltage level.

Since the device is not switching, the output voltage begins to decay. As the voltage control loop compensates for the falling output voltage, the COMP pin voltage begins to rise. At this time, the high side MOSFET is enabled and a switching pulse initiates on the next switching cycle. The peak current is set by the COMP pin voltage. The output voltage re-charges the regulated value (see Figure 25), then the peak switch current starts to decrease, and eventually falls below the Eco mode threshold at which time the device again enters Eco mode.

For Eco mode operation, the TPS54040A senses peak current, not average or load current, so the load current where the device enters Eco mode is dependent on the output inductor value. For example, the circuit in Figure 50 enters Eco mode at about 20 mA of output current. When the load current is low and the output voltage is within regulation, the device enters a sleep mode and draws only 116  $\mu$ A input quiescent current. The internal PLL remains operating when in sleep mode. When operating at light load currents in the pulse skip mode, the switching transitions occur synchronously with the external clock signal.





#### ZHCS833-MARCH 2012




Figure 25. Pulse Skip Mode Operation

#### Low Dropout Operation and Bootstrap Voltage (BOOT)

The TPS54040A has an integrated boot regulator, and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high side MOSFET. The BOOT capacitor is refreshed when the high side MOSFET is off and the low side diode conducts. The value of this ceramic capacitor should be 0.1  $\mu$ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics overtemperature and voltage.

To improve drop out, the TPS54040A is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.1 V. When the voltage from BOOT to PH drops below 2.1 V, the high side MOSFET is turned off using an UVLO circuit which allows the low side diode to conduct and refresh the charge on the BOOT capacitor. Since the supply current sourced from the BOOT capacitor is low, the high side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty cycle of the switching regulator is high.

The effective duty cycle during dropout of the regulator is mainly influenced by the voltage drops across the power MOSFET, inductor resistance, low side diode and printed circuit board resistance. During operating conditions in which the input voltage drops and the regulator is operating in continuous conduction mode, the high side MOSFET can remain on for 100% of the duty cycle to maintain output regulation, until the BOOT to PH voltage falls below 2.1 V.

Attention must be taken in maximum duty cycle applications which experience extended time periods with light loads or no load. When the voltage across the BOOT capacitor falls below the 2.1 V UVLO threshold, the high side MOSFET is turned off, but there may not be enough inductor current to pull the PH pin down to recharge the BOOT capacitor. The high side MOSFET of the regulator stops switching because the voltage across the BOOT capacitor is less than 2.1V. The output capacitor then decays until the difference in the input voltage and output



#### **DETAILED DESCRIPTION (continued)**

voltage is greater than 2.1 V, at which point the BOOT UVLO threshold is exceeded, and the device starts switching again until the desired output voltage is reached. This operating condition persists until the input voltage and/or the load current increases. It is recommended to adjust the VIN stop voltage greater than the BOOT UVLO trigger condition at the minimum load of the application using the adjustable VIN UVLO feature with resistors on the EN pin.

The start and stop voltages for typical 3.3V and 5V output applications are shown in Figure 26 and Figure 27. The voltages are plotted versus load current. The start voltage is defined as the input voltage needed to regulate the output within 1%. The stop voltage is defined as the input voltage at which the output drops by 5% or stops switching.

During high duty cycle conditions, the inductor current ripple increases while the BOOT capacitor is being recharged resulting in an increase in ripple voltage on the output. This is due to the recharge time of the boot capacitor being longer than the typical high side off time when switching occurs every cycle.




Figure 26. 3.3V Start/Stop Voltage

Figure 27. 5.0V Start/Stop Voltage

#### **Error Amplifier**

The TPS54040A has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.8 V voltage reference. The transconductance (gm) of the error amplifier is 97  $\mu$ A/V during normal operation. During the slow start operation, the transconductance is a fraction of the normal operating gm. When the voltage of the VSENSE pin is below 0.8 V and the device is regulating using the SS/TR voltage, the gm is 25  $\mu$ A/V.

The frequency compensation components (capacitor, series resistor and capacitor) are added to the COMP pin to ground.

#### **Voltage Reference**

The voltage reference system produces a precise  $\pm 2\%$  voltage reference over temperature by scaling the output of a temperature stable bandgap circuit.

#### Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use 1% tolerance or better divider resistors. Start with a 10 k $\Omega$  for the R2 resistor and use the Equation 1 to calculate R1. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator will be more susceptible to noise and voltage errors from the VSENSE input current will be noticeable

$$\mathsf{R1} = \mathsf{R2} \times \left(\frac{\mathsf{Vout} - 0.8\mathsf{V}}{0.8\mathsf{V}}\right)$$

(1)



TPS54040A


ZHCS833-MARCH 2012

www.ti.com.cn

#### **DETAILED DESCRIPTION (continued)**

#### Enable and Adjusting Undervoltage Lockout

The TPS54040A is disabled when the VIN pin voltage falls below 2.5 V. If an application requires a higher undervoltage lockout (UVLO), use the EN pin as shown in Figure 28 to adjust the input voltage UVLO by using the two external resistors. Though it is not necessary to use the UVLO adjust registers, for operation it is highly recommended to provide consistent power up behavior. The EN pin has an internal pull-up current source, I1, of 0.9  $\mu$ A that provides the default condition of the TPS54040A operating when the EN pin floats. Once the EN pin voltage exceeds 1.25 V, an additional 2.9  $\mu$ A of hysteresis, Ihys, is added. This additional current facilitates input voltage hysteresis. Use Equation 2 to set the external hysteresis for the input voltage. Use Equation 3 to set the input start voltage.





$$R1 = \frac{V_{START} - V_{STOP}}{I_{HYS}}$$

$$R2 = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R1} + I_{1}}$$
(2)

Another technique to add input voltage hysteresis is shown in Figure 29. This method may be used, if the resistance values are high from the previous method and a wider voltage hysteresis is needed. The resistor R3 sources additional hysteresis current into the EN pin.





Figure 29. Adding Additional Hysteresis

$$R1 = \frac{V_{START} - V_{STOP}}{I_{HYS} + \frac{V_{OUT}}{R3}}$$

(4)

(3)

#### **DETAILED DESCRIPTION (continued)**



(5)

#### Slow Start/Tracking Pin (SS/TR)

The TPS54040A effectively uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the power-supply's reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow start time. The TPS54040A has an internal pull-up current source of 2  $\mu$ A that charges the external slow start capacitor. The calculations for the slow start time (10% to 90%) are shown in Equation 6. The voltage reference (V<sub>REF</sub>) is 0.8 V and the slow start current (I<sub>SS</sub>) is 2  $\mu$ A. The slow start capacitor should remain lower than 0.47  $\mu$ F and greater than 0.47 nF.

$$Css(nF) = \frac{Tss(ms) \times Iss(\mu A)}{Vref(V) \times 0.8}$$
(6)

At power up, the TPS54040A will not start switching until the slow start pin is discharged to less than 40 mV to ensure a proper power up, see Figure 30.

Also, during normal operation, the TPS54040A will stop switching and the SS/TR must be discharged to 40 mV, when the VIN UVLO is exceeded, EN pin pulled below 1.25 V, or a thermal shutdown event occurs.

The VSENSE voltage will follow the SS/TR pin voltage with a 45 mV offset up to 85% of the internal voltage reference. When the SS/TR voltage is greater than 85% on the internal reference voltage the offset increases as the effective system reference transitions from the SS/TR voltage to the internal voltage reference (see Figure 23). The SS/TR voltage will ramp linearly until clamped at 1.7 V.

1 Acqs

Tek Stop: 2.50kS/s

EN

SS/TR

3→ VSENSE VOUT VOUT Ch1 2.00 V Ch2 2.00 V M20.0ms Ch1 ≠ 1.00 V Ch3 1.00 V Ch2 2.00 V

Figure 30. Operation of SS/TR Pin when Starting

#### **Overload Recovery Circuit**

The TPS54040A has an overload recovery (OLR) circuit. The OLR circuit will slow start the output from the overload voltage to the nominal regulation voltage once the fault condition is removed. The OLR circuit will discharge the SS/TR pin to a voltage slightly greater than the VSENSE pin voltage using an internal pull down of 100µA when the error amplifier is changed to a high voltage from a fault condition. When the fault condition is removed, the output will slow start from the fault voltage to nominal output voltage.




www.ti.com.cn




#### **DETAILED DESCRIPTION (continued)**

#### Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins. The sequential method can be implemented using an open drain output of a power on reset pin of another device. The sequential method is illustrated in Figure 31 using two TPS54040A devices. The power good is coupled to the EN pin on the TPS54040A which will enable the second power supply once the primary supply reaches regulation. If needed, a 1 nF ceramic capacitor on the EN pin of the second power supply will provide a 1ms start up delay. Figure 32 shows the results of Figure 31.









Figure 33 shows a method for ratio-metric start up sequence by connecting the SS/TR pins together. The regulator outputs will ramp up and reach regulation at the same time. When calculating the slow start time the pull up current source must be doubled in Equation 6. Figure 34 shows the results of Figure 33.

TPS54040A

FXAS NSTRUMENTS

www.ti.com.cn



DETAILED DESCRIPTION (continued)

#### Figure 35. Schematic for Ratiometric and Simultaneous Start-Up Sequence

Ratio-metric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in Figure 35 to the output of the power supply that needs to be tracked or another voltage reference source. Using Equation 7 and Equation 8, the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. Equation 9 is the voltage difference between Vout1 and Vout2 at the 95% of nominal output regulation.


The deltaV variable is zero volts for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset (Vssoffset) in the slow start circuit and the offset created by the pullup current source (lss) and tracking resistors, the Vssoffset and Iss are included as variables in the equations.

To design a ratio-metric start up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in Equation 7 through Equation 9 for deltaV. Equation 9 will result in a positive number for applications which the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved.

Since the SS/TR pin must be pulled below 40mV before starting after an EN, UVLO or thermal shutdown fault, careful selection of the tracking resistors is needed to ensure the device will restart after a fault. Make sure the calculated R1 value from Equation 7 is greater than the value calculated in Equation 10 to ensure the device can recover from a fault.

As the SS/TR voltage becomes more than 85% of the nominal reference voltage the Vssoffset becomes larger as the slow start circuits gradually handoff the regulation reference to the internal voltage reference. The SS/TR pin voltage needs to be greater than 1.3V for a complete handoff to the internal voltage reference as shown in Figure 23.

| $R1 = \frac{Vout2 + deltaV}{VREF} \times \frac{Vssoffset}{Iss}$              | (7)        |
|--|------------|
| $R2 = \frac{VREF \times R1}{Vout2 + deltaV - VREF}$ $deltaV = Vout1 - Vout2$ | (8)<br>(9) |



XAS

**NSTRUMENTS** 


# TPS54040A

#### DETAILED DESCRIPTION (continued) Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54040A is adjustable over a wide range from approximately 100kHz to 2500kHz by placing a resistor on the RT/CLK pin. The RT/CLK pin voltage is typically 0.5V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use Equation 11 or the curves in Figure 39 or Figure 40. To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be considered.

The minimum controllable on time is typically 130ns and limits the maximum operating input voltage.

The maximum switching frequency is also limited by the frequency shift circuit. More discussion on the details of the maximum switching frequency is located below.



#### **Overcurrent Protection and Frequency Shift**

The TPS54040A implements current mode control which uses the COMP pin voltage to turn off the high side MOSFET on a cycle by cycle basis. Each cycle the switch current and COMP pin voltage are compared, when the peak switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

To increase the maximum operating switching frequency at high input voltages the TPS54040A implements a frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin.

The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions. Since the device can only divide the switching frequency by 8, there is a maximum input voltage limit in which the device operates and still have frequency shift protection.

During short-circuit events (particularly with high input voltage applications), the control loop has a finite minimum controllable on time and the output has a low voltage. During the switch on time, the inductor current ramps to the peak current limit because of the high input voltage and minimum on time. During the switch off time, the inductor would normally not have enough off time and output voltage for the inductor to ramp down by the ramp up amount. The frequency shift effectively increases the off time allowing the current to ramp down.

**INSTRUMENTS** 

Texas



#### **DETAILED DESCRIPTION (continued)**

#### Selecting the Switching Frequency

The switching frequency that is selected should be the lower value of the two equations, Equation 12 and Equation 13. Equation 12 is the maximum switching frequency limitation set by the minimum controllable on time. Setting the switching frequency above this value will cause the regulator to skip switching pulses.

Equation 13 is the maximum switching frequency limit set by the frequency shift protection. To have adequate output short circuit protection at high input voltages, the switching frequency should be set to be less than the fsw(maxshift) frequency. In Equation 13, to calculate the maximum switching frequency one must take into account that the output voltage decreases from the nominal voltage to 0 volts, the fdiv integer increases from 1 to 8 corresponding to the frequency shift.

In Figure 41, the solid line illustrates a typical safe operating area regarding frequency shift and assumes the output voltage is zero volts, and the resistance of the inductor is 0.130  $\Omega$ , FET on resistance of 0.2 $\Omega$  and the diode voltage drop is 0.5V. The dashed line is the maximum switching frequency to avoid pulse skipping. Enter these equations in a spreadsheet or other software or use the SwitcherPro design software to determine the switching frequency.

$$f_{SW(max\,skip)} = \left(\frac{1}{t_{ON}}\right) \times \left(\frac{\left(I_{L} \times Rdc + V_{OUT} + Vd\right)}{\left(V_{IN} - I_{L} \times Rhs + Vd\right)}\right)$$
(12)  
$$f_{SW(shift)} = \frac{fdiv}{t_{ON}} \times \left(\frac{\left(I_{L} \times Rdc + V_{OUTSC} + Vd\right)}{\left(V_{IN} - I_{L} \times Rhs + Vd\right)}\right)$$
(13)

- IL inductor current
- Rdc inductor resistance
- V<sub>IN</sub> maximum input voltage
- V<sub>OUT</sub> output voltage
- V<sub>OUTSC</sub> output voltage during short
- Vd diode voltage drop
- R<sub>DS(on)</sub> switch on resistance
- t<sub>ON</sub> controllable on time
- $f_{\text{DIV}}$  frequency divide equals (1, 2, 4, or 8)




Figure 41. Maximum Switching Frequency vs. Input Voltage



www.ti.com.cn

#### **DETAILED DESCRIPTION (continued)**

#### How to Interface to RT/CLK Pin

The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the synchronization feature connect a square wave to the RT/CLK pin through the circuit network shown in Figure 42. The square wave amplitude must transition lower than 0.5V and higher than 2.2V on the RT/CLK pin and have an on time greater than 40 ns and an off time greater than 40 ns. The synchronization frequency range is 300 kHz to 2200 kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin signal. The external synchronization circuit should be designed in such a way that the device will have the default frequency set resistor connected from the RT/CLK pin to ground should the synchronization signal turn off. It is recommended to use a frequency set resistor connected as shown in Figure 42 through a 50 $\Omega$  resistor to around. The resistor should set the switching frequency close to the external CLK frequency. It is recommended to ac couple the synchronization signal through a 10 pF ceramic capacitor to RT/CLK pin and a 4k $\Omega$  series resistor. The series resistor reduces PH jitter in heavy load applications when synchronizing to an external clock and in applications which transition from synchronizing to RT mode. The first time the CLK is pulled above the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5 V voltage source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. Since there is a PLL on the regulator the switching frequency can be higher or lower than the frequency set with the external resistor. The device transitions from the resistor mode to the PLL mode and then will increase or decrease the switching frequency until the PLL locks onto the CLK frequency within 100 microseconds.

When the device transitions from the PLL to resistor mode the switching frequency will slow down from the CLK frequency to 150 kHz, then reapply the 0.5 V voltage and the resistor will then set the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions. Figure 43, Figure 44 and Figure 45 show the device synchronized to an external system clock in continuous conduction mode (ccm) discontinuous conduction (dcm) and pulse skip mode (psm).






Figure 42. Synchronizing to a System Clock



# **TPS54040A**







www.ti.com.cn

#### **DETAILED DESCRIPTION (continued)**

#### Power Good (PWRGD Pin)

The PWRGD pin is an open drain output. Once the VSENSE pin is between 94% and 107% of the internal voltage reference the PWRGD pin is de-asserted and the pin floats. It is recommended to use a pull-up resistor between the values of 10 and 100k $\Omega$  to a voltage source that is 5.5 V or less. The PWRGD is in a defined state once the VIN input voltage is greater than 1.5 V but with reduced current sinking capability. The PWRGD will achieve full current sinking capability as VIN input voltage approaches 3V.

The PWRGD pin is pulled low when the VSENSE is lower than 92% or greater than 109% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the UVLO or thermal shutdown are asserted or the EN pin pulled low.

#### **Overvoltage Transient Protection**

The TPS54040A incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients on power supply designs with low value output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier will respond by clamping the error amplifier output to a high voltage. Thus, requesting the maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state duty cycle. In some applications, the power supply output voltage can respond faster than the error amplifier output car respond, this actuality leads to the possibility of an output overshoot. The OVTP feature minimizes the output overshoot, when using a low value output capacitor, by implementing a circuit to compare the VSENSE pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold, the high side MOSFET is allowed to turn on at the next clock cycle.

#### **Thermal Shutdown**

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 182°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature decreases below 182°C, the device reinitiates the power up sequence by discharging the SS/TR pin.

#### Small Signal Model for Loop Response

Figure 46 shows an equivalent model for the TPS54040A control loop which can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a  $gm_{EA}$  of 97  $\mu$ A/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor  $R_0$  and capacitor  $C_0$  model the open loop gain and frequency response of the amplifier. The 1mV ac voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting c/a shows the small signal response of the frequency compensation. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing  $R_L$  with a current source with the appropriate load step amplitude and step rate in a time domain analysis. This equivalent model is only valid for continuous conduction mode designs.



# TPS54040A

ZHCS833-MARCH 2012

www.ti.com.cn








Figure 46. Small Signal Model for Loop Response

#### Simple Small Signal Model for Peak Current Mode Control

Figure 47 describes a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54040A power stage can be approximated to a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 14 and consists of a dc gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 46) is the power stage transconductance. The gm<sub>PS</sub> for the TPS54040A is 1.9 A/V. The low-frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 15.

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load may seem problematic at first glance, but fortunately the dominant pole moves with the load current (see Equation 16). The combined effect is highlighted by the dashed line in the right half of Figure 47. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Using high ESR aluminum electrolytic capacitors may reduce the number frequency compensation components needed to stabilize the overall loop because the phase margin increases from the ESR zero at the lower frequencies (see Equation 17).





Texas Instruments

www.ti.com.cn

#### **DETAILED DESCRIPTION (continued)**

| $\frac{V_{OUT}}{V_{C}} = Adc \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P}}\right)}$ |      |
|--|------|
|  | (14) |
| $Adc = gm_{ps} \times R_{L}$   | (15) |
| $f_{P} = \frac{1}{C_{OUT} \times R_{L} \times 2\pi}$   | (16) |
| 1  |      |
| $f_{\rm Z} = \frac{1}{{\rm C}_{\rm OUT} \times {\rm R}_{\rm ESR} \times 2\pi}$   | (17) |

#### **Small Signal Model for Frequency Compensation**

The TPS54040A uses a transconductance amplifier for the error amplifier and readily supports three of the commonly-used frequency compensation circuits. Compensation circuits Type 2A, Type 2B, and Type 1 are shown in Figure 48. Type 2 circuits most likely implemented in high bandwidth power-supply designs using low ESR output capacitors. The Type 1 circuit is used with power-supply designs with high-ESR aluminum electrolytic or tantalum capacitors.. Equation 18 and Equation 19 show how to relate the frequency response of the amplifier to the small signal model in Figure 48. The open-loop gain and bandwidth are modeled using the  $R_0$  and  $C_0$  shown in Figure 48. See the application section for a design example using a Type 2A network with a low ESR output capacitor.

Equation 18 through Equation 27 are provided as a reference for those who prefer to compensate using the preferred methods. Those who prefer to use prescribed method use the method outlined in the application section or use switched information.





Figure 48. Types of Frequency Compensation



## **DETAILED DESCRIPTION (continued)**



#### Figure 49. Frequency Response of the Type 2A and Type 2B Frequency Compensation

$$Ro = \frac{Aol(V/V)}{gm_{ea}}$$
(18)  

$$C_{O} = \frac{gm_{ea}}{2\pi \times BW (Hz)}$$
(19)  

$$EA = A0 \times \frac{\left(1 + \frac{s}{2\pi \times f_{z1}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P2}}\right)}$$
(20)  

$$A0 = gm_{ea} \times Ro \times \frac{R2}{R1 + R2}$$
(21)  

$$A1 = gm_{ea} \times Ro| | R3 \times \frac{R2}{R1 + R2}$$
(22)  

$$P1 = \frac{1}{2\pi \times Ro \times C1}$$
(23)

$$Z1 = \frac{1}{2\pi \times R3 \times C1}$$
(24)

$$P2 = \frac{1}{2\pi \times R3 ||R_0 \times (C2 + C_0)} \text{ type 2a}$$
(24)  
(25)

$$P2 = \frac{1}{2\pi \times R3 \mid \mid R_0 \times C_0} \text{ type 2b}$$
(26)

P2 = 
$$\frac{1}{2\pi \times R_0 \times (C2 + C_0)}$$
 type 1 (27)

.

# ZHCS833-MARCH 2012

**TPS54040A** 



#### **APPLICATION INFORMATION**

#### Design Guide — Step-By-Step Design Procedure

This example details the design of a high frequency switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, start with the following known parameters:

| Output Voltage                         | 5 V                   |
|--|-----------------------|
| Transient Response 0 to 0.5A load step | $\Delta Vout = 4\%$   |
| Maximum Output Current                 | 0.5 A                 |
| Input Voltage                          | 34 V nom. 12V to 42 V |
| Output Voltage Ripple                  | 1% of Vout            |
| Start Input Voltage (rising VIN)       | 8.9 V                 |
| Stop Input Voltage (falling VIN)       | 7.9 V                 |

#### Selecting the Switching Frequency


The first step is to decide on a switching frequency for the regulator. Typically, the user will want to choose the highest switching frequency possible since this will produce the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency that can be selected is limited by the minimum on-time of the internal power switch, the input voltage and the output voltage and the frequency shift limitation.

Equation 12 and Equation 13 must be used to find the maximum switching frequency for the regulator, choose the lower value of the two equations. Switching frequencies higher than these values will result in pulse skipping or the lack of overcurrent protection during a short circuit.

The typical minimum on time,  $t_{onmin}$ , is 130 ns for the TPS54040A. For this example, the output voltage is 5 V and the maximum input voltage is 42 V, which allows for a maximum switch frequency up to 1012 kHz when including the inductor resistance, on resistance and diode voltage in Equation 12. To ensure overcurrent runaway is not a concern during short circuits in your design use Equation 13 or the solid curve in Figure 41 to determine the maximum switching frequency. With a maximum input voltage of 42 V, assuming a diode voltage of 0.5 V, inductor resistance of 130m $\Omega$ , switch resistance of 400m $\Omega$ , a current limit value of 0.94 A and a short circuit output voltage of 0.1V. The maximum switching frequency is approximately 1055 kHz.

Choosing the lower of the two values and adding some margin a switching frequency of 700kHz is used. To determine the timing resistance for a given switching frequency, use Equation 11 or the curve in Figure 39.

The switching frequency is set by resistor R3 shown in Figure 50.







#### Output Inductor Selection $(L_0)$

To calculate the minimum value of the output inductor, use Equation 28.

\/

1

KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.

The inductor ripple current will be filtered by the output capacitor. Therefore, choosing high inductor ripple currents will impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following guidelines may be used.

For designs using low ESR output capacitors such as ceramics, a value as high as K<sub>IND</sub> = 0.3 may be used. When using higher ESR output capacitors, K<sub>IND</sub> = 0.2 yields better results. Since the inductor ripple current is part of the PWM control system, the inductor ripple current should always be greater than 30 mA for dependable operation. In a wide input voltage regulator, it is best to choose an inductor ripple current on the larger side. This allows the inductor to still have a measurable ripple current with the input voltage at its minimum.

For this design example, use  $K_{IND} = 0.3$  and the minimum inductor value is calculated to be 42  $\mu$ H. For this design, a nearest standard value was chosen: 47µH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 30 and Equation 31.

For this design, the RMS inductor current is 0.501 A and the peak inductor current is 0.567 A. The chosen inductor is a MSS1048-473ML. It has a saturation current rating of 1.44 A and an RMS current rating of 1.83A.

As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. Selecting higher ripple currents will increase the output voltage ripple of the regulator but allow for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current. 1/----

$$Lo \min = \frac{Vinmax - Vout}{Io \times K_{IND}} \times \frac{Vout}{Vinmax \times fsw}$$
(28)

$$I_{\text{RIPPLE}} = \frac{V_{\text{OUT}} \times (\text{Vinmax} - V_{\text{OUT}})}{\text{Vinmax} \times L_{\text{O}} \times f_{\text{SW}}}$$
(29)

$$I_{L(rms)} = \sqrt{\left(I_{O}\right)^{2} + \frac{1}{12} \times \left(\frac{V_{OUT} \times (Vinmax - V_{OUT})}{Vinmax \times L_{O} \times f_{SW}}\right)^{2}}$$
(30)

$$ILpeak = Iout + \frac{Iripple}{2}$$
(31)

#### **Output Capacitor**

٧/

There are three primary considerations for selecting the value of the output capacitor. The output capacitor will determine the modulator pole, the output voltage ripple, and how the regulators responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator also will temporarily not be able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop

ZHCS833-MARCH 2012



to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 32 shows the minimum output capacitance necessary to accomplish this.

Where  $\Delta$ lout is the change in output current, *f*sw is the regulators switching frequency and  $\Delta$ Vout is the allowable change in the output voltage. For this example, the transient load response is specified as a 4% change in Vout for a load step from 0A (no load) to 0.5 A (full load). For this example,  $\Delta$ lout = 0.5-0 = 0.5 A and  $\Delta$ Vout = 0.04 x 5 = 0.2 V. Using these numbers gives a minimum capacitance of 7.14µF. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should be taken into account.

The catch diode of the regulator can not sink current so any stored energy in the inductor will produce an output voltage overshoot when the load current rapidly decreases, see Figure 51. The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that gets stored in the output capacitor will increase the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 33 is used to calculate the minimum capacitance to keep the output voltage overshoot to a desired value. Where L is the value of the inductor,  $I_{OH}$  is the output current under heavy load,  $I_{OL}$  is the output under light load, VF is the final peak output voltage, and Vi is the initial capacitor voltage. For this example, the worst case load step will be from 0.5 A to 0 A. The output voltage will increase during this load transition and the stated maximum in our specification is 4% of the output voltage. This will make Vf =  $1.04 \times 5.0 = 5.2$  V. Vi is the initial capacitor voltage which is the nominal output voltage of 5 V. Using these numbers in Equation 33 yields a minimum capacitance of  $5.7\mu$ F.

Equation 34 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency,  $V_{\text{oripple}}$  is the maximum allowable output voltage ripple, and  $I_{\text{ripple}}$  is the inductor ripple current. Equation 34 yields 0.49  $\mu$ F.

Equation 35 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 35 indicates the ESR should be less than  $248m\Omega$ .

The most stringent criteria for the output capacitor is  $7.14\mu$ F of capacitance to keep the output voltage in regulation during an load transient.

Additional capacitance de-ratings for aging, temperature and dc bias should be factored in which will increase this minimum value. For this example, a 47  $\mu$ F 10 V X5R ceramic capacitor with 5 m $\Omega$  of ESR will be used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current. Equation 36 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 36 yields 39 mA.

| $Cout > \frac{2 \times \Delta lout}{fsw \times \Delta Vout}$                                  | (32) |
|---|------|
| Cout > Lo $\times \frac{(loh^2 - lol^2)}{(Vf^2 - Vi^2)}$                                      | (33) |
| $Cout > \frac{1}{8 \times fsw} \times \frac{1}{\frac{V_{ORIPPLE}}{I_{RIPPLE}}}$               | (34) |
| R <sub>ESR</sub> < <u>Voripple</u><br>I <sub>RIPPLE</sub>                                     | (35) |
| $Icorms = \frac{Vout \times (Vin max - Vout)}{\sqrt{12} \times Vin max \times Lo \times fsw}$ | (36) |



#### **Catch Diode**

The TPS54040A requires an external catch diode between the PH pin and GND. The selected diode must have a reverse voltage rating equal to or greater than Vin max. The peak current rating of the diode must be greater than the maximum inductor current. The diode should also have a low forward voltage. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, when the voltage and current ratings for the diode are higher, then the forward voltage is higher. Since the design example has an input voltage up to 42 V, a diode with a minimum of 42 V reverse voltage will be selected.

For the example design, the B160A Schottky diode is selected for its lower forward voltage and it comes in a larger package size which has good thermal characteristics over small devices. The typical forward voltage of the B160A is 0.50 volts.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode which equals the conduction losses of the diode. At higher switch frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery. Equation 37 is used to calculate the total power dissipation, conduction losses plus ac losses, of the diode.

The B160A has a junction capacitance of 110 pF. Using Equation 37, the selected diode will dissipate 0.290 Watts. This power dissipation, depending on mounting techniques, should produce a 5.9°C temperature rise in the diode when the input voltage is 42V and the load current is 0.5 A.

If the power supply spends a significant amount of time at light load currents or in sleep mode consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$Pd = \frac{(Vin max - Vout) \times lout \times Vfd}{Vin max} + \frac{Cj \times fsw \times (Vin + Vfd)^{2}}{2}$$
(37)

#### Input Capacitor

The TPS54040A requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 3  $\mu$ F of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any dc bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54040A. The input ripple current can be calculated using Equation 38.

The value of a ceramic capacitor varies significantly over temperature and the amount of dc bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the dc bias taken into account. The capacitance value of a capacitor decreases as the dc bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 60 V voltage rating is required to support the maximum input voltage. Common standard ceramic capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V or 100 V so a 100 V capacitor should be selected. For this example, two 2.2  $\mu$ F, 100 V capacitors in parallel have been selected. Table 2 shows a selection of high voltage capacitors. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 39. Using the design example values, loutmax = 0.5 A, C<sub>IN</sub> = 4.4  $\mu$ F, *f* sw = 500 kHz, yields an input voltage ripple of 40.6 mV and a rms input ripple current of 0.247 A.

$$lcirms = lout \times \sqrt{\frac{Vout}{Vin \min}} \times \frac{(Vin \min - Vout)}{Vin \min}$$

$$\Delta Vin = \frac{lout \max \times 0.25}{Cin \times fsw}$$
(39)

www.ti.com.cn

**NSTRUMENTS** 

**EXAS** 

|        |             | Table 2. Cap | pacitor Types |            |  |                      |
|--------|-------------|--------------|---------------|------------|--|----------------------|
| VENDOR | VALUE (µF)  | EIA Size     | VOLTAGE       | DIALECTRIC | COMMENTS   |                      |
|        | 1.0 to 2.2  | 4040         | 100 V         |            |  |                      |
| Munata | 1.0 to 4.7  | 1210         | 50 V          |            | GRIM32 series  |                      |
| Murata | 1.0         | 1206         | 100 V         |            | CDM21 earlies  |                      |
|        | 1.0 to 2.2  | 1206         | 50 V          |            | COMMENTS         GRM32 series         GRM31 series         VJ X7R series         C series C453;         C series C322;         X7R dielectric series |                      |
|        | 1.0 10 1.8  | 2220         | 50 V          |            |  |                      |
| Vieheu | 1.0 to 1.2  | 2220         | 100 V         |            |  |                      |
| Vishay | 1.0 to 3.9  | 2225         | 50 V          |            | VJ X/R series  |                      |
|        | 1.0 to 1.8  |              | 100 V         | - X7R      |  |                      |
|        | 1.0 to 2.2  | 4040         | 100 V         |            | 0.000  |                      |
|        | 1.5 to 6.8  | 1812         | 50 V          |            | C series C4532   |                      |
| TDK    | 1.0. to 2.2 | 4040         | 100 V         |            | 0.000  |                      |
|        | 1.0 to 3.3  | 1210         | 50 V          |            | C series C3225   |                      |
|        | 1.0 to 4.7  | 1010         | 50 V          |            |  |                      |
|        | 1.0         | 1210         | 100 V         |            | VZD diala stria a aria   |                      |
| AVX    | AVX         | 1.0 to 4.7   |               | 50 V       |  | A/R dielectric serie |
|        | 1.0 to 2.2  | 1812         | 100 V         |            |  |                      |

#### Slow Start Capacitor

The slow start capacitor determines the minimum amount of time it will take for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54040A reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems.

The slow start time must be long enough to allow the regulator to charge the output capacitor up to the output voltage without drawing excessive current. Equation 40 can be used to find the minimum slow start time, tss, necessary to charge the output capacitor, Cout, from 10% to 90% of the output voltage, Vout, with an average slow start current of Issavg. In the example, to charge the 47 $\mu$ F output capacitor up to 5 V while only allowing the average input current to be 0.125A would require a 1.5 ms slow start time.

Once the slow start time is known, the slow start capacitor value can be calculated using Equation 6. For the example circuit, the slow start time is not too critical since the output capacitor value is 47  $\mu$ F which does not require much current to charge to 5 V. The example circuit has the slow start time set to an arbitrary value of 3.2ms which requires a 0.01  $\mu$ F capacitor.

$$\mathsf{Tss} > \frac{\mathsf{Cout} \times \mathsf{Vout} \times 0.8}{\mathsf{Issavg}}$$

#### **Bootstrap Capacitor Selection**

A  $0.1-\mu$ F ceramic capacitor must be connected between the BOOT and PH pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have a 10 V or higher voltage rating.

#### Under Voltage Lock Out Set Point

The Under Voltage Lock Out (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54040A. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 8.9V (enabled). After the regulator starts switching, it should continue to do so until the input voltage falls below 7.9 V (UVLO stop).

(40)



The programmable UVLO and enable voltages are set using a resistor divider between Vin and ground to the EN pin. Equation 2 through Equation 3 can be used to calculate the resistance values necessary. For the example application, a 332 k $\Omega$  between Vin and EN and a 56.2k $\Omega$  between EN and ground are required to produce the 8.9 and 7.9 volt start and stop voltages.

#### **Output Voltage and Feedback Resistors Selection**

For the example design, 10 k $\Omega$  was selected for R2. Using Equation 1, R1 is calculated as 52.5 k $\Omega$ . The nearest standard 1% resistor is 52.3 k $\Omega$ . Due to current leakage of the VSENSE pin, the current flowing through the feedback network should be greater than 1  $\mu$ A in order to maintain the output voltage accuracy. This requirement makes the maximum value of R2 equal to 800 k $\Omega$ . Choosing higher resistor values will decrease quiescent current and improve efficiency at low output currents but may introduce noise immunity problems.

#### Compensation

There are several methods used to compensate DC/DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope compensation is ignored, the actual cross over frequency will usually be lower than the cross over frequency used in the calculations. This method assume the crossover frequency is between the modulator pole and the esr zero and the esr zero is at least 10 times greater the modulator pole. Use SwitcherPro software for a more accurate design.

To get started, the modulator pole, fpmod, and the esr zero, fz1 must be calculated using Equation 41 and Equation 42. For Cout, use a derated value of 21.2 µf. Use equations Equation 43 and Equation 44, to estimate a starting point for the crossover frequency, fco, to design the compensation. For the example design, fpmod is 753 Hz and fzmod is 1505 kHz. Equation 43 is the geometric mean of the modulator pole and the esr zero and Equation 44 is the mean of modulator pole and the switching frequency. Equation 43 yields 33.7 kHz and Equation 44 gives 16.2 kHz. Use the lower value of Equation 43 or Equation 44 for an initial crossover frequency. For this example, fco is 16.2 kHz. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

$$fp \text{ mod} = \frac{100t\text{max}}{2 \times \pi \times \text{Vout} \times \text{Cout}}$$
(41)

$$fz \mod = \frac{1}{2 \times \pi \times \text{Resr} \times \text{Cout}}$$
(42)

$$f_{\rm co} = \sqrt{f_p \,\mathrm{mod} \times f_z \,\mathrm{mod}} \tag{43}$$

$$f_{\rm co} = \sqrt{f_p \,\mathrm{mod} \times \frac{f_{sw}}{2}} \tag{44}$$

To determine the compensation resistor, R4, use Equation 45. Assume the power stage transconductance, gmps, is 1.9A/V. The output voltage, V<sub>0</sub>, reference voltage, VREF, and amplifier transconductance, gmea, are 5 V, 0.8 V and 92  $\mu$ A/V, respectively. R4 is calculated to be 77.1 k $\Omega$ , use the nearest standard value of 76.8k $\Omega$ . Use Equation 46 to set the compensation zero to the modulator pole frequency. Equation 46 yields 2754 pF for compensating capacitor C5, a 2700 pF is used on the board.

$$R4 = \left(\frac{2 \times \pi \times f_{co} \times C_{out}}{gmps}\right) \times \left(\frac{V_{out}}{V_{ref} \times gmea}\right)$$
(45)  
$$C5 = \frac{1}{2 \times \pi \times R4 \times f_{p} \mod}$$
(46)

Use the larger value of Equation 47 and Equation 48 to calculate the C6, to set the compensation pole. Equation 48 yields 5.9 pF so the nearest standard of 5.6 pF is used.

$$C6 = \frac{C_o \times \text{Re sr}}{\text{R4}}$$

$$C6 = \frac{1}{\text{R4} \times 6}$$
(47)

$$\mathsf{R4} \times f_{sw} \times \pi \tag{48}$$

Copyright © 2012, Texas Instruments Incorporated

#### ZHCS833-MARCH 2012

#### **Discontinuous Mode and Eco Mode Boundary**

With an input voltage of 34 V, the power supply enters discontinuous mode when the output current is less than 50mA. The power supply enters EcoMode when the output current is lower than 30 mA.

The input current draw at no load is 235  $\mu$ A.

#### **APPLICATION CURVES**




Figure 51. Load Transient




Figure 53. Output Ripple CCM




Figure 55. Output Ripple, PSM

Figure 52. Startup With VIN





Figure 54. Output Ripple, DCM




#### Figure 56. Input Ripple CCM




# VIN = 20 mV / div (ac coupled) PH = 20 V //div PH = 20 V //div

Time = 2 usec / div
























Figure 62. Regulation vs Input Voltage

# TPS54040A

ZHCS833-MARCH 2012

#### **Power Dissipation Estimate**

EXAS

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. These equations should not be used if the device is working in discontinuous conduction mode (DCM).

The power dissipation of the IC includes conduction loss (Pcon), switching loss (Psw), gate drive loss (Pgd) and supply current (Pq).

| $Pcon = Io^2 \times R_{DS(on)} \times \frac{Vout}{Vin}$  | (49) |
|--|------|
| $Psw = Vin^2 \times fsw \times lo \times 0.25 \times 10^{-9}$  | (50) |
| $Pgd = Vin \times 3 \times 10^{-9} \times fsw$   | (51) |
| $Pq = 116 \times 10^{-6} \times Vin$   | (52) |
| Where:<br>IOUT is the output current (A).<br>$R_{DS(on)}$ is the on-resistance of the high-side MOSFET ( $\Omega$ ).<br>VOUT is the output voltage (V).<br>VIN is the input voltage (V).<br>fsw is the switching frequency (Hz).<br>So |      |
| Ptot = Pcon + Psw + Pgd + Pq   | (53) |
| For given $T_A$ ,<br>TJ = TA + Rth × Ptot  | (54) |
| For given $T_{JMAX} = 150^{\circ}C$<br>TAmax = TJmax - Rth × Ptot  | (55) |
| Where:<br>Ptot is the total device power dissipation (W).<br>T <sub>4</sub> is the ambient temperature (°C).   |      |

 $T_A$  is the ambient temperature (°C).

T<sub>J</sub> is the junction temperature (°C).

Rth is the thermal resistance of the package (°C/W).

T<sub>JMAX</sub> is maximum junction temperature (°C).

T<sub>AMAX</sub> is maximum ambient temperature (°C).

There will be additional power losses in the regulator circuit due to the inductor ac and dc losses, the catch diode and trace resistance that will impact the overall efficiency of the regulator.



#### www.ti.com.cn

#### Layout

Layout is a critical portion of good power supply design. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. See Figure 63 for a PCB layout example. The GND pin should be tied directly to the power pad under the IC and the power pad.

The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. The PH pin should be routed to the cathode of the catch diode and to the output inductor. Since the PH connection is the switching node, the catch diode and output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.




Figure 63. PCB Layout Example

#### **Estimated Circuit Area**

The estimated printed circuit board area for the components used in the design of Figure 50 is 0.55 in<sup>2</sup>. This area does not include test points or connectors.

ZHCS833-MARCH 2012

TEXAS INSTRUMENTS

www.ti.com.cn




Figure 64. +24V to -12V Inverting Power Supply from SLVA317 Application Note



#### **PACKAGING INFORMATION**

| Orderable part number | Status | Material type | Package   Pins    | Package qty   Carrier | RoHS | Lead finish/      | MSL rating/        | Op temp (°C) | Part marking |
|-----------------------|--------|---------------|-------------------|-----------------------|------|-------------------|--------------------|--------------|--------------|
|                       | (1)    | (2)           |                   |                       | (3)  | Ball material     | Peak reflow        |              | (6)          |
|                       |        |               |                   |                       |      | (4)               | (5)                |              |              |
| TPS54040ADGQ          | Active | Production    | HVSSOP (DGQ)   10 | 80   TUBE             | Yes  | NIPDAUAG          | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADGQ.A        | Active | Production    | HVSSOP (DGQ)   10 | 80   TUBE             | Yes  | NIPDAUAG          | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADGQ.B        | Active | Production    | HVSSOP (DGQ)   10 | 80   TUBE             | Yes  | NIPDAUAG          | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADGQR         | Active | Production    | HVSSOP (DGQ)   10 | 2500   LARGE T&R      | Yes  | NIPDAU   NIPDAUAG | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADGQR.A       | Active | Production    | HVSSOP (DGQ)   10 | 2500   LARGE T&R      | Yes  | NIPDAU            | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADGQR.B       | Active | Production    | HVSSOP (DGQ)   10 | 2500   LARGE T&R      | Yes  | NIPDAU            | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADRCR         | Active | Production    | VSON (DRC)   10   | 3000   LARGE T&R      | Yes  | NIPDAU   NIPDAUAG | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADRCR.A       | Active | Production    | VSON (DRC)   10   | 3000   LARGE T&R      | Yes  | NIPDAU            | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADRCR.B       | Active | Production    | VSON (DRC)   10   | 3000   LARGE T&R      | Yes  | NIPDAU            | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADRCT         | Active | Production    | VSON (DRC)   10   | 250   SMALL T&R       | Yes  | NIPDAU   NIPDAUAG | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADRCT.A       | Active | Production    | VSON (DRC)   10   | 250   SMALL T&R       | Yes  | NIPDAU            | Level-1-260C-UNLIM | -40 to 125   | 5404A        |
| TPS54040ADRCT.B       | Active | Production    | VSON (DRC)   10   | 250   SMALL T&R       | Yes  | NIPDAU            | Level-1-260C-UNLIM | -40 to 125   | 5404A        |

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

#### PACKAGE OPTION ADDENDUM

23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


### DGQ 10

3 x 3, 0.5 mm pitch

### **GENERIC PACKAGE VIEW**

# PowerPAD<sup>™</sup> HVSSOP - 1.1 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **DGQ0010H**



#### **PACKAGE OUTLINE**

#### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.
- 6. Features may differ or may not be present.




## **DGQ0010H**

## **EXAMPLE BOARD LAYOUT**

#### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 7. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 10. Size of metal pad may vary due to creepage requirement.




## DGQ0010H

### **EXAMPLE STENCIL DESIGN**

#### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.




## **DGQ0010D**



#### **PACKAGE OUTLINE**

#### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA-T.




### **DGQ0010D**

## **EXAMPLE BOARD LAYOUT**

#### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.




## DGQ0010D

### **EXAMPLE STENCIL DESIGN**

#### PowerPAD<sup>™</sup> - 1.1 mm max height

PLASTIC SMALL OUTLINE



- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



## **DRC 10**

3 x 3, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

#### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





## **DRC0010J**



### **PACKAGE OUTLINE**

#### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



## DRC0010J

## **EXAMPLE BOARD LAYOUT**

#### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## DRC0010J

## **EXAMPLE STENCIL DESIGN**

#### VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司