







TPS53511 ZHCSOL9B - MARCH 2013 - REVISED AUGUST 2021

具有集成开关的 4.5V 至 18V 输入、1.5A 降压转换器

1 特性

- 1.5A 持续输出电流
- 4.5V 至 18V 电源电压范围
- 2V 至 18V 转换电压范围
- DCAP2™ 模式控制支持快速瞬态响应
- 低输出纹波且支持所有 MLCC 输出电容器
- 用于轻负载控制的跳跃模式
- 针对较低占空比应用进行了优化的高效率集成式 FET
- 高效率,关断时电源电流少于 10µA
- 软启动时间可调节
- 支持预偏置软启动
- 700kHz 开关频率
- 逐周期过流限制
- 漏极开路电源正常指示
- 内部自举开关
- 小型 3mm × 3mm 16 引脚 QFN (RGT) 封装

2 应用

- 服务器负载点
- 用于计算电源系统的分布式非隔离型直流/直流转换

3 说明


TPS53511 是一款自适应导通时间 D-CAP2™ 模式同 步降压转换器。该器件适用于计算电源系统中的负载点 (POL),并提供了一种具有成本效益、低元件数量的低 待机电流解决方案。TPS53511 的主控制环路采用 D-CAP2™ 模式控制,无需外部元件便可实现快速瞬态响 应。自适应导通时间控制支持在高负载条件下 PWM 模 式与轻负载条件下减频运行之间的无缝操作,从而实现 高效率。

TPS53511 的专有电路还可使其适应低等效串联电阻 (ESR) 输出电容器 (如 POSCAP 或 SP-CAP) 和超低 ESR 陶瓷电容器。该器件采用 4.5V 至 18V 的电源输 入电压以及 2V 至 18V 的输入电源电压工作,提供可 调缓启动时间和电源正常功能,还支持预偏置软启动功 能。TPS53511 采用 16 引脚 QFN 封装,设计运行温 度范围为 -40°C 到 85°C。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值)
TPS53511	VQFN (16)	3.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附



典型应用



Table of Contents

1 特性	1	8 Application and Implementation	13
2 应用		8.1 Application Information	13
, 3 说明		8.2 Typical Application	13
4 Revision History		9 Power Supply Recommendations	18
5 Pin Configuration and Functions		10 Layout	19
6 Specifications		10.1 Layout Considerations	19
6.1 Absolute Maximum Ratings		10.2 Layout Example	20
6.2 ESD Ratings		11 Device and Documentation Support	<mark>2</mark> 1
6.3 Recommended Operating Conditions		11.1 Device Support	<mark>2</mark> 1
6.4 Thermal Information		11.2 接收文档更新通知	21
6.5 Electrical Characteristics		11.3 支持资源	21
6.6 Typical Characteristics		11.4 Trademarks	
7 Detailed Description		11.5 Electrostatic Discharge Caution	21
7.1 Overview		11.6 术语表	
7.2 Functional Block Diagram	10	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	<mark>22</mark>
7.4 Device Functional Modes			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

С	changes from Revision A (May 2013) to Revision B (August 2021)	Page
•	添加了以下部分:ESD 额定值、引脚配置和功能、概述、功能方框图、特性说明、器件功能模式、	 应用和实
	现、应用信息、典型应用、设计要求、详细设计过程、应用曲线、电源相关建议、布局、布局指南、	布局示
	例、器件和文档支持、机械封装和可订购信息	1
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Changed V _{ENH} min value to 1.5 V	
C	hanges from Revision * (March 2013) to Revision A (May 2013)	Page
•	Changed minimum value for Current limit specification in Electrical characteristics table	6
•	Changed 图 6-3	8
•	Changed 图 6-5	
•		
•	Changed 图 6-7	
•	Changed 图 6-11	
•	Changed 图 6-12	
•		

Product Folder Links: TPS53511

Submit Document Feedback

5 Pin Configuration and Functions




图 5-1. 16-Pin RGT Package (Top View)

表 5-1. Pin Functions

PII	N	I/O/P	DESCRIPTION				
NAME	NO.	1/0/P	DESCRIPTION				
EN	6	I	Enable control input				
GND	4	_	Signal ground pin				
PG	5	0	Open-drain power-good output				
PGND	7	Р	Ground returns for low-side MOSFET. Also serves as inputs of current comparators. Connect PGND and				
CIND	8	1 '	GND strongly together near the device.				
SS	3	I/O	Soft-start control. An external capacitor should be connected to GND.				
	9						
SW	10	I/O	Switch node connection between high-side N-channel FET and low-side N-channel FET. Also serves as inputs to current comparator.				
	11	1	······································				
VBST	12	ı	Supply input for high-side N-channel FET gate driver (boost terminal). Connect a capacitor from this pin to respective SW terminals. An internal PN diode is connected between the VREG5 and VBST pins.				
VCC	15	ı	Supply input for 5-V internal linear regulator for the control circuitry.				
VFB	1	ı	Converter feedback input. Connect with feedback resistor divider.				
VIN	13		Device investigated as we asked to bight side NI sharped FFT due in				
VIIN	14	 	Power input and connected to high side N-channel FET drain				
VO	16	I	Connect to the output of the converter. This terminal is used for on-time adjustment.				
VREG5	2	0	5.5-V power supply output. A capacitor (typical 1-μF) should be connected to GND.				
PowerPAD		_	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Should be connected to PGND.				



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (2)

	,	,	MIN	MAX	UNIT	
	VIN, VCC, EN		- 0.3	20		
	VBST		- 0.3	26		
Input voltage range	VBST (with res	pect to SW)	- 0.3	6.5	V	
Input voltage range	SS, VO, VFB	SS, VO, VFB			V	
	SW	DC	- 2	20		
		Transient < 10 ns	- 3	20		
Voltage differential	GND to Power	PAD	- 0.2	0.2	V	
Output voltage range	PG, VREG5		- 0.3	6.5	V	
Output voltage range	PGND	PGND		0.3	V	
Output current	I _{OUT}			1.5	Α	
Storage junction temper	torage junction temperature			150	°C	
Operating junction temp	Operating junction temperature			150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
V (ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Product Folder Links: TPS53511

⁽²⁾ All voltages are with respect to GND. Currents are positive into and negative out of the specified terminal.

6.3 Recommended Operating Conditions

				MIN	TYP	MAX	UNIT	
	VIN			2.0		18.0		
	VCC			4.5		18.0		
	EN			- 0.1		18.0	.,	
land to the second	VBST	VBST				24.0	V	
Input voltage range	VBST(with respect to SW)			- 0.1		5.7		
	VO, VFB, SS			- 0.1		5.5		
	SW	CIVI	DC		- 1.8		18.0	
		Transient, < 10 ns		- 3		18		
Output voltage renge	PG, VREG5		- 0.1		5.7	V		
Output voltage range	PGND		- 0.1		0.1	V		
Junction temperature r	Junction temperature range, T _J			- 40		125	°C	
Operating free-air temp	Operating free-air temperature, T _A					85	°C	

6.4 Thermal Information

		TPS53511	
	THERMAL METRIC ⁽¹⁾	QFN (RGT)	UNITS
		16 PINS	
θ JA	Junction-to-ambient thermal resistance ⁽²⁾	45.3	
θ JCtop	Junction-to-case (top) thermal resistance ⁽³⁾	57.3	
θ ЈВ	Junction-to-board thermal resistance ⁽⁴⁾	18.4	°C/W
ΨJT	Junction-to-top characterization parameter ⁽⁵⁾	1.1	C/VV
ψ ЈВ	Junction-to-board characterization parameter ⁽⁶⁾	18.4	
θ JCbot	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	3.9	

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R $_{\theta}$ JA, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, Ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θ JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



6.5 Electrical Characteristics

over recommended free-air temperature range, V_{VIN} = 12 V, PGND = GND (unless otherwise noted). (2)

3 V C1 1 C C C C I I	PARAMETER	e, $V_{VIN} = 12 \text{ V}$, PGND = GND (unless otherwise) TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CI		. 201 001121110110		• • •		5.411
JOFFEI G	Operating, non-switching supply					
I _{VCC}	current	$T_A = 25$ °C, $V_{EN} = 5$ V, $V_{VFB} = 0.8$ V		850	1300	μΑ
I _{VCC(sdn)}	Shutdown supply current	$T_A = 25^{\circ}C, V_{EN} = 0 \text{ V}$		1.8	10	μΑ
LOGIC THE	RESHOLD					
V _{ENH}	EN high-level input voltage		1.5			V
V _{ENL}	EN low-level input voltage				0.4	V
V _{VFB} VOLT	AGE AND DISCHARGE RESISTANCE				'	
	Voltage light load mode	T _A = 25°C, V _{OUT} = 1.05 V, I _{OUT} = 10 mA		771		mV
\ /		T _A = 25°C, V _{OUT} = 1.05 V	757	765	773	
V_{VFB}	Threshold voltage, continuous mode	$T_A = 0$ °C to 85°C, $V_{OUT} = 1.05 V^{(1)}$	753		777	mV
		$T_A = -40$ °C to 85°C, $V_{OUT} = 1.05 V^{(1)}$	751		779	
I _{VFB}	Input current	V _{FB} = 0.8 V, T _A = 25°C	-0.1	0	0.1	μΑ
R _{Dischg}	V _O discharge resistance	V _{EN} = 0 V, V _{OUT} = 0.5 V, T _A = 25°C		50	100	Ω
V _{VREG5} OU	TPUT			,	'	
V _{VREG5}	Output voltage	T _A = 25°C, 6 V < V _{VCC} < 18 V, 0 < I _{VREG5} < 5 mA	5.3	5.5	5.7	V
V_{LN5}	Line regulation	6 V < V _{VCC} < 18 V, I _{VREG5} = 5 mA			20	mV
V_{LD5}	Load regulation	0 < I _{VREG5} < 5 mA			100	mV
I _{VREG5}	Output current	Vcc = 6 V, V _{VREG5} = 4 V, T _A = 25°C		70		mA
MOSFET					•	
R _{DS(on)H}	High-side switch resistance	T _A = 25°C, (V _{BST} - V _{SW}) = 5.5 V		120		mΩ
R _{DS(on)L}	Low-side switch resistance	T _A = 25°C		70		mΩ
CURRENT	LIMIT					
I _{OCL}	Current limit	L _{OUT} = 1.5 μH ⁽¹⁾	1.65	2.00	2.75	Α
THERMAL	SHUTDOWN		,		I	
		Shutdown temperature ⁽¹⁾		150		
T _{SDN}	Thermal shutdown threshold	Hysteresis ⁽¹⁾		25		°C
ON-TIME T	IMER CONTROL					
t _{ON}	On time	V _{VIN} = 12 V, V _{OUT} = 1.05 V		145		ns
t _{OFF(min)}	Minimum off time	T _A = 25°C, V _{VFB} = 0.7 V		260	310	ns
SOFT-STAI	RT FUNCTION					
I _{SSC}	Soft-start charge current	V _{SS} = 0 V	1.4	2.0	2.6	μA
I _{SSD}	Soft-start discharge current	V _{SS} = 0.5 V	0.1	0.2		mA
POWER GO	OOD	1		,	I	
	Davier good undervoltege threehold	V _{VFB} rising (good)	85%	90%	95%	
$V_{THPG(UV)}$	Power-good undervoltage threshold	V _{VFB} falling (fault)		85%		
\/	Dower good eventeltees through all	V _{VFB} rising (fault)	110%	115%	120%	
$V_{THPG(OV)}$	Power-good overvoltage threshold	V _{VFB} falling (good)		110%		
I _{PG}	Sink current	V _{PG} = 0.5 V	2.5	5.0		mA
ОИТРИТ И	NDERVOLTAGE AND OVERVOLTAGE	E PROTECTION			l	
V _{OVP}	Output OVP trip threshold	OVP detect	110%	115%	120%	
t _{OVPDEL}	Output OVP propagation delay			5		μs
V _{UVP}	Output UVP trip threshold	UVP detect	65%	70%	75%	

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



www.ti.com.cn


over recommended free-air temperature range, V_{VIN} = 12 V, PGND = GND (unless otherwise noted). (2)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{UVPDEL}	Output UVP delay			0.25		ms
t _{UVPEN}	Output UVP enable delay	Relative to soft-start time	t _{SS} × 1.7			1115
UNDERVO	LTAGE LOCKOUT					
UVLO	Wakeup V _{REG5} voltage threshold		3.55	3.80	4.05	W
UVLO	Hysteresis V _{REG5} voltage threshold		0.23	0.35	0.47	V

Specified by design. Not production tested. See PS pin description for levels.



6.6 Typical Characteristics









图 6-8. Light Load Efficiency vs. Output Current







图 6-9. Switching Frequency vs Input Voltage







图 6-12. Input Voltage Ripple

7 Detailed Description

7.1 Overview

The TPS53511 is a 1.5-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low-ESR output capacitors including ceramic and special polymer types.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 PWM Operation

The main control loop of the TPS53511 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot timer is set by the converter input voltage, V_{VIN} , and the output voltage, V_{VO} , to maintain a pseudo-fixed frequency over the output voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to the reference voltage to simulate output ripple, eliminating the need for ESR-induced output ripple from D-CAP2TM mode control.

7.3.2 PWM Frequency and Adaptive On-Time Control

TPS53511 uses an adaptive on-time control scheme and does not have a dedicated on-board oscillator. The device runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time one-shot timer. The on time is inversely proportional to the input voltage and proportional to the output voltage. The actual frequency can vary from 700 kHz depending on the off time, which is ended when the fed back portion of the output voltage falls to the VFB threshold voltage.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.3.3 Soft Start and Pre-Biased Soft-Start Function

The soft-start time function is adjustable. When the EN pin becomes high, 2- μ A current begins charging the capacitor, which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow-start time is shown in $1. The VFB voltage is 0.765 V and SS pin source current is 2 <math>\mu$ A.

$$t_{SS(ms)} = \frac{C_{SS} \times V_{REF}}{I_{SS(\mu A)}} = \frac{C_{SS} \times 0.765}{2}$$
(1)

where

- C_{SS} is the value of the capacitor connected between the SS pin and GND.
- C_{SS} is expressed in nF.

This unique circuit prevents current from being pulled from the output during start-up if the output is pre-biased. When the soft start commands a voltage higher than the pre-bias level (internal soft-start voltage becomes greater than feedback voltage VFB), the controller slowly activates synchronous rectification by starting the first low-side FET gate driver pulses with a narrow on time. It then increments the on time on a cycle-by-cycle basis until it coincides with the time dictated by (1 - D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-bias output, and makes sure the output voltage (the VO pin) starts and ramps up smoothly into regulation and the control loop is given time to transition from pre-biased start-up to normal mode operation.

7.3.4 Power Good

The power-good function is activated after soft start has finished. The power-good function becomes active after 1.7 times soft-start time. When the feedback voltage is within $\pm 10\%$ of the target value, internal comparators detect power good state and the power-good signal becomes high. The power-good output, PG, is an opendrain output. When the feedback voltage goes $\pm 15\%$ outside of the target value, the power-good signal becomes low after a 10- μ s internal delay. During an undervoltage condition, when the feedback voltage returns to be within $\pm 10\%$ of the target value, the power-good signal goes HIGH again.

7.3.5 Output Discharge Control

The TPS53511 discharges the output when EN is low, or the controller is turned off by the protection function (OVP, UVP, UVLO, and thermal shutdown). The output is discharged by an internal $50-\Omega$ MOSFET, which is connected from VO to PGND. The internal low-side MOSFET is not turned on during the output discharge operation to avoid the possibility of causing negative voltage at the output.

7.3.6 Current Protection

Output current is limited by cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state and the controller keeps the OFF state when the inductor current is larger than the over current trip level. To provide accuracy and a cost-effective solution, the device supports temperature compensated internal MOSFET $R_{DS(on)}$ sensing.

The inductor current is monitored by the voltage between the PGND pin and the SW pin. In an overcurrent condition, the current to the load exceeds the current to the output capacitor; thus, the output voltage tends to fall off. Eventually the output voltage becomes less than the undervoltage protection threshold and the device shuts down.

7.3.7 Overvoltage/Undervoltage Protection

The TPS53511 detects overvoltage and undervoltage conditions by monitoring the feedback voltage (the VFB pin). This function is enabled after approximately 1.7 times the soft-start time. When the feedback voltage becomes higher than 115% of the target voltage, the OVP comparator output goes high and the circuit latches the high-side MOSFET driver turns off and the low-side MOSFET turns on. Normal operation can be restored only by cycling the VCC or EN pin voltage. When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins. After 250 µs, the

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

device latches off both internal high-side and low-side MOSFET. Similar to the overvoltage protection, the device is latched off, and normal operation can be restored only by cycling the VCC or EN pin voltage.

7.3.8 UVLO Protection

Undervoltage lockout protection (UVLO) monitors the voltage of the V_{VREG5} pin. When the V_{VREG5} voltage is lower than UVLO threshold voltage, the TPS53511 is shut off. This protection is non-latching.

7.3.9 Thermal Shutdown

Thermal protection is self-activating. If the junction temperature exceeds the threshold value (typically 150°C), the TPS53511 shuts off. This protection is non-latching.

7.4 Device Functional Modes

7.4.1 Light Load Mode Control

The TPS53511 is designed with Auto-Skip mode to increase light-load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation $I_{OUT(LL)}$ current can be calculated in \mathcal{P} \mathbb{R} 3.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(2)

Product Folder Links: TPS53511

8 Application and Implementation

Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The following example illustrates the design process and component selection for a single output synchronous buck converter using TPS53511. The schematic of a design example is shown in 图 8-1. The specification of the converter is listed in 表 8-1.

8.2 Typical Application




图 8-1. Typical 12-V Input Application Circuit

8.2.1 Design Requirements

表 8-1. Specification of the Single Output Synchronous Buck Converter

	PARAMETER	TEST CONDITION		TYP	MAX	UNIT				
V _{IN}	Input voltage		4.5	12	18	V				
V _{OUT}	Output voltage			1.05		V				
V _{RIPPLE}	Output ripple	I _{OUT} = 1.5 A		3% of V _{OUT}		V				
I _{OUT}	Output current			1.5		Α				
f _{SW}	Switching frequency			700		kHz				

8.2.2 Detailed Design Procedure

8.2.2.1 Output Inductor Selection

The value of the output filtering inductor determines the magnitude of the current ripple, which also affects the output voltage ripple for a certain output capacitance value. Increasing the inductance value reduces the ripple current, and thus, results in reduced conduction loss and output ripple voltage. Alternatively, low inductance value is needed due to the demand of low profile and fast transient response. Therefore, it is important to obtain a compromise between the low ripple current and low inductance value.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN} \times I_{RIPPLE} \times f_{SW}}$$
(3)

$$I_{L(peak)} = I_{OUT} + \left(\frac{I_{RIPPLE}}{2}\right)$$
(4)

where

- V_{IN} is the input voltage.
- V_{OUT} is the output voltage.
- I_{RIPPLE} is the required current ripple.
- f_{SW} is the switching frequency.

For this design example, the inductance value is selected to provide approximately 30% peak-to-peak ripple current at maximum load. For this design, a nearest standard value was chosen: 3.3 μ H. For 3.3 μ H, the calculated peak current is 1.71 A.

8.2.2.2 Output Capacitor Selection

The capacitor value and ESR determines the amount of output voltage ripple. It is recommended to use a ceramic output capacitor. Using 5 to 5 to

$$C > \frac{1}{8 \times f_{SW}} \times \frac{1}{\frac{V_{RIPPLE}}{I_{RIPPLE}}} - ESR$$
(5)

$$ESR < \frac{V_{OUT(ripple)}}{I_{RIPPLE}}$$
(6)

For this design, the minimum required capacitance is 8.45 μ F and maximum ESR is 33 m Ω . Therefore, two TDK C3216JB0J226M 22- μ F output capacitors are used. The maximum ESR is 12 m Ω for each capacitor.

8.2.2.3 Input Capacitor Selection

The device requires an input decoupling capacitor and a bulk capacitor. A ceramic capacitor over 10 μ F is recommended for the decoupling capacitor. The capacitor voltage rating must to be greater than the maximum input voltage. In case of separate V_{VCC} and V_{VIN} , a ceramic capacitor over 10 μ F is recommended for the input voltage. Placing a ceramic capacitor with a value higher than 0.1 μ F for the VCC is recommended also.

8.2.2.4 Bootstrap Capacitor Selection

A 0.1-µF capacitor must be connected between the VBST and SW pin for proper operation. A ceramic capacitor is recommended.

8.2.2.5 VREG5 Capacitor Selection

A 1-µF capacitor must be connected between the VREG5 and SW pin for proper operation. A ceramic capacitor is recommended.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

8.2.2.6 Output Voltage Setting Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Begin by using 方程式 7 and 方程式 8 to calculate V_{OUT} .

To improve efficiency at light-load condition, use resistors with a relatively larger value. However, too high resistance value make the circuit more susceptible to noise, and voltage errors from the VFB input current is more noticeable.

For output voltages from 0.76 V to 2.5 V:

$$V_{OUT} = 0.765 \times \left(1 + \left(\frac{R1}{R2}\right)\right) \tag{7}$$

For output voltages over 2.5 V:

$$V_{OUT} = \left(0.763 + 0.0017 \times V_{OUT}\right) \times \left(1 + \frac{R1}{R2}\right)$$
(8)


The required output voltage for this design is 1.05 V. So 方程式 7 is used to calculate the value of R1. R2 is 22.1 k Ω , therefore, R1 is 8.25 k Ω .

Copyright © 2021 Texas Instruments Incorporated


Submit Document Feedback



8.2.3 Application Curves



0.1



400 ns/div

图 8-10. Output Voltage Ripple

Ch1 50.0mV % Bw Ch2 5.0V Bw M.400ns 625MS/s 1.8ns/px 400 ns/div

图 8-11. Input Voltage Ripple



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4.5 V and 18 V. This input supply should be well regulated. If the input supply is located more than a few inches from the TPS53311 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100 $\,\mu$ F is a typical choice.

ubmit Document Feedback

Product Folder Links: TPS53511

10 Layout

10.1 Layout Considerations

- Keep the input switching current loop as small as possible.
- Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections should be brought from the output to the feedback pin of the device.
- Keep analog and non-switching components away from switching components.
- Make a single point connection between the signal and power grounds.
- Do not allow switching current to flow under the device.
- · Keep the pattern lines for VIN and PGND broad.
- · Exposed pad of the device must be connected to PGND with solder.
- VREG5 capacitor should be connected to a broad pattern of the PGND.
- Output capacitor should be connected to a broad pattern of the PGND.
- Voltage feedback loop should be as short as possible, and preferably with ground shield.
- Lower resistor of the voltage divider, which is connected to the VFB pin should be tied to SGND.
- Providing sufficient via is preferable for VIN, SW and PGND connection.
- PCB pattern for VIN, SW, and PGND should be as broad as possible.
- If VIN and VCC are shorted, VIN and VCC patterns need to be connected with broad pattern lines.
- VIN capacitor should be placed as close as possible to the device.

10.1.1 Thermal Information

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be connected to an external heat sink. The thermal pad must be soldered directly to the printed board (PCB). After soldering, the PCB can be used as a heat sink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heat sink structure designed into the PCB. This design optimizes the heat transfer from the device.

For additional information on the PowerPAD™ package and how to use the advantage of its heat dissipating abilities, refer to the *PowerPAD™ Thermally Enhanced Package Technical Brief* and the *PowerPAD™ Made Easy Application Brief*.

Copyright © 2021 Texas Instruments Incorporated



10.2 Layout Example




图 10-1. Layout Example

11 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.4 Trademarks

DCAP2[™] is a trademark of TI.

PowerPAD[™] and TI E2E[™] are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS53511

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS53511RGTR	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511
TPS53511RGTR.A	Active	Production	VQFN (RGT) 16	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511
TPS53511RGTT	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511
TPS53511RGTT.A	Active	Production	VQFN (RGT) 16	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	53511

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Feb-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53511RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53511RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 17-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53511RGTR	VQFN	RGT	16	3000	335.0	335.0	25.0
TPS53511RGTT	VQFN	RGT	16	250	182.0	182.0	20.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司