



Order

Now



Reference Design



TPS51916

ZHCSJ77F - DECEMBER 2010 - REVISED DECEMBER 2018

Support &

Community

20

具有同步降压控制器、2A LDO 和缓冲基准的 TPS51916 完整 DDR2、 DDR3、DDR3L 和 DDR4 存储器 由源解冲方案

电源解决方案

1 特性

- 同步降压控制器 (VDDQ)
 - 转换电压范围: 3V 至 28V
 - 输出电压范围: 0.7V 至 1.8V
 - 0.8% V_{REF}精度
 - 可选控制架构
 - D-CAP™模式,可实现快速瞬态响应
 - D-CAP2™针对陶瓷输出电容器的模式
 - 可选 300kHz、400kHz、500kHz 或 670kHz 开 关频率
 - 自动跳过功能优化了轻负载和重负载时的效率
 - 支持 S4 和 S5 状态下的软关闭
 - 过流 (OCL) / 过压 (OVP) / 欠压 (UVP) / 欠压闭 锁 (UVLO) 保护
 - 电源正常输出
- 2A LDO (VTT),缓冲基准 (VTTREF)
 - 2A(峰值)灌电流和拉电流
 - 经缓冲的,低噪声,10mA VTTREF 输出
 - 0.8% VTTREF, 20mV VTT 精度
 - 支持高阻抗 (S3) 和软关闭 (S4、S5)
- 热关断
- 20 引脚, 3mm x 3mm, 四方扁平无引线 (QFN) 封装
- 创建 WEBENCH 设计
- 2 应用
- 存储器电源: DDR2、DDR3、DDR3L、DDR4
- 终端: SSTL_18、SSTL_15、SSTL_135、HSTL

3 说明

TPS51916 器件能够以最少总成本和最小空间为 DDR2、DDR3、DDR3L 和 DDR4 存储器系统提供完 整的电源。它将同步降压稳压器控制器 (VDDQ) 与 2A 灌电流和 2A 拉电流跟踪 LDO (VTT) 以及缓冲低噪声 基准 (VTTREF) 集成在一起。 该器件采用耦合了 300kHz 或 400kHz 频率的 D-CAP™ 模式,以实现易于使用且快速的瞬态响应,或 采用耦合了更高的 500kHz 或 670kHz 频率的 D-CAP2™ 模式,以在无需外部补偿电路的情况下支持陶 瓷输出电容器。VTTREF 跟踪 VDDQ/2 的精度优于 0.8%。能够提供 2A 灌电流和 2A 拉电流峰值电流功能 的 VTT 只需 10μF 的陶瓷电容。提供专用的 LDO 电 源输入。

该器件还可以提供卓越的电源性能。它支持灵活功率级 控制,将 VTT 置于高阻抗状态(处于 S3)并在 S4 或 S5 状态下对 VDDQ、VTT 和 VTTREF 进行放电(软 关闭)。它还提供具有低侧 MOSFET R_{DS(on)} 检测功 能的可编程 OCL、OVP、UVP、UVLO 以及热关断保 护。

器件信息⁽¹⁾

器件型号	封装	封装尺寸(标称值)
TPS51916	QFN (20)	3mm x 3mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。







目录

1	特性	<u></u> 1
2	应用	1
3	说明	l1
4	修订	历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions5
	6.4	Thermal Information 5
	6.5	Electrical Characteristics
	6.6	Typical Characteristics 9
7	Deta	ailed Description 15
	7.1	Overview 15
	7.2	Functional Block Diagram 15
	7.3	Feature Description 16

4 修订历史记录

Changes from Revision E (August 2016) to Revision F

Changed VLDOIN discharge current test condition from "Non-tracking" to "Tracking" in Electrical Characteristics table 6

Changes from Revision D (June 2012) to Revision E

- 已添加 添加了 引脚配置和功能 部分、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、布局 部分、器件和文档支持 部分、接收文档更新通知 部分、社区资源 部分以及机械、封装和可订购信息 部分.......1

Changes from Revision C (March 2012) to Revision D

•	Added clarity to	15
•	Added more information to VTT and VTTREF section.	18
•	Added clarity to Figure 38	22

	7.4	Device Functional Modes	20
	7.5	D-CAP2 [™] Mode Operation	22
8	Appl	ication and Implementation	23
	8.1	Application Information	23
9	Pow	er Supply Recommendations	28
10	Layo	out	28
	10.1	Layout Guidelines	28
	10.2	Layout Example	31
11	器件	和文档支持	32
	11.1	接收文档更新通知	32
	11.2	社区资源	32
	11.3	商标	32
	11.4	静电放电警告	32
	11.5	术语表	32

12 机械、封装和可订购信息...... 32

Page

Page

Page



www.ti.com.cn

2



TPS51916 ZHCSJ77F – DECEMBER 2010 – REVISED DECEMBER 2018

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
DRVH	14	0	High-side MOSFET gate driver output.	
DRVL	11	0	Low-side MOSFET gate driver output.	
GND	7	-	Signal ground.	
MODE	19	Ι	Connect resistor to GND to configure switching frequency, control mode and discharge mode. (See Table 2)	
PGND	10	-	Gate driver power ground. R _{DS(on)} current sensing input(+).	
PGOOD	20	0	Powergood signal open drain output. PGOOD goes high when VDDQ output voltage is within the target range.	
REFIN	8	I	Reference input for VDDQ. Connect to the midpoint of a resistor divider from VREF to GND. Add a capacitor for stable operation.	
SW	13	I/O	High-side MOSFET gate driver return. R _{DS(on)} current sensing input(–).	
S3	17	Ι	S3 signal input. (See Table 1)	
S5	16	Ι	S5 signal input. (See Table 1)	
TRIP	18	I	Connect resistor to GND to set OCL at $V_{TRIP}/8$. Output 10-µA current at room temperature, $T_C = 4700 \text{ ppm/°C}$.	
VBST	15	Ι	High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from the VBST pin to the SW pin.	
VDDQSNS	9	I	VDDQ output voltage feedback. Reference input for VTTREF. Also serves as power supply for VTTREF.	
VLDOIN	2	Т	Power supply input for VTT LDO. Connect VDDQ in typical application.	
VREF	6	0	1.8-V reference output.	
VTT	3	0	VTT 2-A LDO output. Need to connect at least 10 μ F of capacitance for stability.	
VTTGND	4	-	Power ground for VTT LDO.	
VTTREF	5	0	Buffered VTT reference output. Need to connect 0.22 μ F or larger capacitance for stability.	
VTTSNS	1	Т	VTT output voltage feedback.	
V5IN	12	Ι	5-V power supply input for internal circuits and MOSFET gate drivers.	
Thermal pad		-	Thermal pad. Connect directly to system GND plane with multiple vias.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VBST	-0.3	36	
	VBST ⁽³⁾	-0.3	6	
	SW	-5	30	
Input voltage (2)	VLDOIN, VDDQSNS, REFIN	-0.3	3.6	V
	VTTSNS	-0.3	3.6	
	PGND, VTTGND	-0.3	0.3	
	V5IN, S3, S5, TRIP, MODE	-0.3	6	
	DRVH	-5	36	
Input voltage ⁽²⁾	DRVH ⁽³⁾	-0.3	6	
	VTTREF, VREF	-0.3	3.6	V
	VTT	-0.3	3.6	V
	DRVL	-0.3	6	
	PGOOD	-0.3	6	
Junction temperature, T _J			125	°C
Storage temperature, T _{STG}		-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

(3) Voltage values are with respect to the SW terminal.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electros discharg	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltage	V5IN	4.5	5.5	V
	VBST	-0.1	33.5	
	VBST	-0.1	5.5	
	SW	-3	28	
	SW	-4.5	28	V
input voltage	VLDOIN, VDDQSNS, REFIN	-0.1	3.5	v
	VTTSNS	-0.1	3.5	
	PGND, VTTGND	-0.1	0.1	
	S3, S5, TRIP, MODE	-0.1	5.5	
	DRVH	-3	33.5	
	DRVH-SW	-0.1	5.5	
	DRVH (less than 30% of repetitive period)	-4.5	33.5	
Output voltage	VTTREF, VREF	-0.1	3.5	V
	VTT	-0.1	3.5	
	DRVL	-0.1	5.5	
	PGOOD	-0.1	5.5	
T _A	Ambient temperature	-40	85	°C

6.4 Thermal Information

		TPS51916	
	THERMAL METRIC ⁽¹⁾	RUK (QFN)	UNIT
		20 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	94.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	58.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.3	°C/W
ΨJT	Junction-to-top characterization parameter	31.8	°C/W
Ψјв	Junction-to-board characterization parameter	58.0	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	5.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

ZHCSJ77F - DECEMBER 2010 - REVISED DECEMBER 2018

6.5 Electrical Characteristics

over operating free-air temperature range, V_{V5IN} = 5 V, VLDOIN is connected to VDDQ output, V_{MODE} = 0 V, V_{S3} = V_{S5} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURREN	Т	· · · · ·				
I _{V5IN(S0)}	V5IN supply current, in S0	$T_A = 25^{\circ}C$, No load, $V_{S3} = V_{S5} = 5 V$		590		μΑ
I _{V5IN(S3)}	V5IN supply current, in S3	$T_A = 25^{\circ}C$, No load, $V_{S3} = 0$ V, $V_{S5} = 5$ V		500		μA
I _{V5INSDN}	V5IN shutdown current	$T_A = 25^{\circ}C$, No load, $V_{S3} = V_{S5} = 0 V$			1	μΑ
I _{VLDOIN(S0)}	VLDOIN supply current, in S0	$T_A = 25^{\circ}C$, No load, $V_{S3} = V_{S5} = 5 V$			5	μA
I _{VLDOIN(S3)}	VLDOIN supply current, in S3	$T_A = 25^{\circ}C$, No load, $V_{S3} = 0$ V, $V_{S5} = 5$ V			5	μΑ
IVLDOINSDN	VLDOIN shutdown current	$T_A = 25^{\circ}C$, No load, $V_{S3} = V_{S5} = 0 V$			5	μΑ
VREF OUTPUT						
		$I_{VREF} = 30 \ \mu\text{A}, \ T_{A} = 25^{\circ}\text{C}$		1.8000		
V _{VREF}	Output voltage	0 μ A \leq I _{VREF} $<$ 300 μ A, T _A = -10° C to 85°C	1.7856		1.8144	V
		$0 \ \mu A \le I_{VREF} <300 \ \mu A, \ T_A = -40^{\circ}C \ to \ 85^{\circ}C$	1.7820		1.8180	
IVREFOCL	Current limit	V _{VREF} = 1.7 V	0.4	0.8		mA
VTTREF OUTPUT		· · · · ·			·	
V _{VTTREF}	Output voltage			V _{VDDQSNS} /		V
	2 · · · · · · · · · · · · · · · · · · ·	$ I_{VTTREF} < 100 \ \mu\text{A}, 1.2 \ \text{V} \le V_{VDDQSNS} \le 1.8 \ \text{V}$	49.2%		50.8%	
V _{VTTREF}	Output voltage tolerance to V _{VDDQ}	$ I_{VTTREF} < 10 \text{ mA}, 1.2 \text{ V} \le \text{V}_{VDDQSNS} \le 1.8 \text{ V}$	49%		51%	
IVTTREFOCLSRC	Source current limit	V _{VDDQSNS} = 1.8 V, V _{VTTREF} = 0 V	10	18		mA
IVTTREFOCLSNK	Sink current limit	V _{VDDQSNS} = 1.8 V, V _{VTTREF} = 1.8 V	10	17		mA
IVTTREFDIS	VTTREF discharge current	T _A = 25°C, V _{S3} = V _{S5} = 0 V, V _{VTTREF} = 0.5 V	0.8	1.3		mA
VTT OUTPUT						
V _{VTT}	Output voltage			V _{VTTREF}		V
	Output voltage tolerance to VTTREF	$ I_{VTT} \le 10 \text{ mA}, 1.2 \text{ V} \le \text{V}_{VDDQSNS} \le 1.8 \text{ V},$ $I_{VTTREF}= 0 \text{ A}$	-20		20	mV
		$ I_{VTT} \le 1 \text{ A}, 1.2 \le V_{VDDQSNS} \le 1.8 \text{ V}, I_{VTTREF} = 0 \text{ A}$	-30		30	
VVTTTOL		$ I_{VTT} \le 2 \text{ A}, 1.4 \text{ V} \le \text{V}_{VDDQSNS} \le 1.8 \text{ V},$ $I_{VTTREF} = 0 \text{ A}$	-40		40	
		$ I_{VTT} \le 1.5 \text{ A}, 1.2 \text{ V} \le \text{V}_{\text{VDDQSNS}} \le 1.4 \text{ V},$ $ V_{\text{VTREF}} = 0 \text{ A}$	-40		40	
IVTTOCLSRC	Source current limit	$V_{VDDQSNS}$ = 1.8 V, V_{VTT} = V_{VTTSNS} = 0.7 V, I_{VTTREF} = 0 A	2	3		
IVTTOCLSNK	Sink current limit	$V_{VDDQSNS} = 1.8 \text{ V}, V_{VTT} = V_{VTTSNS} = 1.1 \text{ V}, \\ I_{VTTREF} = 0 \text{ A}$	2	3		A
I _{VTTLK}	Leakage current	T_{A} = 25°C , V_{S3} = 0 V, V_{S5} = 5 V, V_{VTT} = V_{VTTREF}			5	
IVTTSNSBIAS	VTTSNS input bias current	$V_{S3} = 5 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-0.5	0.0	0.5	μA
IVTTSNSLK	VTTSNS leakage current	$V_{S3} = 0 V, V_{S5} = 5 V, V_{VTTSNS} = V_{VTTREF}$	-1	0	1	
IVTTDIS	VTT Discharge current	$T_A = 25^{\circ}C, V_{S3} = V_{S5} = 0 V, V_{VDDQSNS} = 1.8$ V, V, = 0.5 V, V_{VTDEF} = 0 A		7.8		mA
VDDQ OUTPUT		WIT COLOR WITKEP				
	VDDQ sense voltage					
VUDDQSNSTOL	VDDQSNS regulation voltage	T _A = 25°C	-3		3	mV
	VDDQSNS input current	$V_{VDDOSNS} = 1.8 V$		39		μA
	REFIN input current	VDECIN = 1.8 V	_0 1	0.0	0.1	μA
REFIN		$V_{e2} = V_{e5} = 0 \vee V_{VDDODNC} = 0.5 \vee MODE$	0.1	0.0	5.1	μ,
	VDDQ discharge current	pin pulled down to GND through 47 k Ω (Non-tracking)		12		mA
	VLDOIN discharge current	$V_{S3} = V_{S5} = 0 V$, $V_{VDDQSNS} = 0.5 V$, MODE pin pulled down to GND through 100 k Ω (Tracking)		1.2		A



Electrical Characteristics (continued)

over operating free-air temperature range, $V_{V5IN} = 5 V$, VLDOIN is connected to VDDQ output, $V_{MODE} = 0 V$, $V_{S3} = V_{S5} = 5 V$ (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
SWITCH MODE PO	OWER SUPPLY (SMPS) FREQUENC	Y					
		$\label{eq:VIN} \begin{array}{l} V_{IN} = 12 \; V, \; V_{VDDQSNS} = 1.8 \; V, \\ R_{MODE} = 100 \; k\Omega \end{array}$		300			
		$\label{eq:VIN} \begin{array}{l} V_{IN} = 12 \; V, \; V_{VDDQSNS} = 1.8 \; V, \\ R_{MODE} = 200 \; k\Omega \end{array}$		400			
ISW	VDDQ switching frequency	$\label{eq:VIN} \begin{array}{l} V_{IN} = 12 \; V, \; V_{VDDQSNS} = 1.8 \; V, \\ R_{MODE} = 1 \; k\Omega \end{array}$		500		KITZ	
		$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = 12 \ V, \ V_{\text{VDDQSNS}} = 1.8 \ V, \\ R_{\text{MODE}} = 12 \ k\Omega \end{array}$		670			
t _{ON(min)}	Minimum on-time ⁽¹⁾	DRVH rising to falling		60		20	
t _{OFF(min)}	Minimum off-time	DRVH falling to rising	200	320	450	115	
VDDQ MOSFET D	RIVER						
P		Source, I _{DRVH} = -50 mA		1.6	3.0		
RDRVH	DRVH Tesistance	Sink, I _{DRVH} = 50 mA		0.6	1.5	0	
D		Source, $I_{DRVL} = -50 \text{ mA}$		0.9	2.0	12	
RDRVL	DRVL resistance	Sink, I _{DRVL} = 50 mA		0.5	1.2		
	Deedting	DRVH-off to DRVL-on		10			
^t DEAD	Dead time	DRVL-off to DRVH-on		20		ns	
INTERNAL BOOT	STRAP SW						
V _{FBST}	Forward voltage	$V_{V5IN-VBST}$, $T_A = 25^{\circ}C$, $I_F = 10 \text{ mA}$		0.1	0.2	V	
I _{VBSTLK}	VBST leakage current	T _A = 25°C, V _{VBST} = 33 V, V _{SW} = 28 V		0.01	1.5	μΑ	
LOGIC THRESHOLD							
I _{MODE}	MODE source current		14	15	16	μA	
		MODE 0-1	109	129	149	mV	
		MODE 1-2	235	255	275		
		MODE 2-3	392	412	432		
V _{THMODE}	MODE threshold voltage	MODE 3-4	580	600	620		
		MODE 4-5	829	854	879		
		MODE 5-6	1202	1232	1262		
		MODE 6-7	1760	1800	1840	1	
VIL	S3 or S5 low-level voltage				0.5		
VIH	S3 or S5 high-level voltage		1.5			V	
VIHYST	S3 or S5 hysteresis voltage			0.25			
I	S3 or S5 input leak current		-1	0	1	μA	
SOFT START			1				
t _{SS}	VDDQ soft-start time	Internal soft-start time, $C_{VREF} = 0.1 \ \mu F$, S5 rising to $V_{VDDQSNS} > 0.99 \times V_{REFIN}$		1.1		ms	
PGOOD COMPAR	ATOR		1		1		
		PGOOD in from higher	106%	108%	110%		
		PGOOD in from lower	90%	92%	94%		
V _{THPG}	VDDQ PGOOD threshold	PGOOD out to higher	114%	116%	118%		
		PGOOD out to lower	82%	84%	86%		
I _{PG}	PGOOD sink current	V _{PGOOD} = 0.5 V	3	5.9		mA	
		Delay for PGOOD in	0.8	1	1.2	ms	
t _{PGDLY}	PGOOD delay time	Delay for PGOOD out, with 100 mV over drive		330		ns	
tPGSSDLY	PGOOD start-up delay	C_{VREF} = 0.1 μ F, S5 rising to PGOOD rising		2.5		ms	

(1) Ensured by design. Not production tested.

Electrical Characteristics (continued)

over operating free-air temperature range, V_{V5IN} = 5 V, VLDOIN is connected to VDDQ output, V_{MODE} = 0 V, V_{S3} = V_{S5} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
PROTECTIONS			u			
I _{TRIP}	TRIP source current	$T_A = 25^{\circ}C, V_{TRIP} = 0.4 V$	9	10	11	μΑ
TCITRIP	TRIP source current temperature coefficient ⁽¹⁾			4700		ppm/°C
V _{TRIP}	V _{TRIP} voltage range		0.2		3	V
		$V_{TRIP} = 3.0 V$	360	375	390	
V _{OCL}	Current limit threshold	V _{TRIP} = 1.6 V	190	200	210	mV
		$V_{TRIP} = 0.2 V$	20	25	30	
		$V_{TRIP} = 3.0 V$	-390	-375	-360	
V _{OCLN}	Negative current limit threshold	V _{TRIP} = 1.6 V	-210	-200	-190	mV
		V _{TRIP} = 0.2 V	-30	-25	-20	-20
V _{zc}	Zero cross detection offset			0		mV
	VEIN LIVI O threshold valtage	Wake-up	4.2	4.4	4.5	N/
VUVLO	VSIN OVEO Inreshold voltage	Shutdown	3.7	3.9	4.1	v
V _{OVP}	VDDQ OVP threshold voltage	OVP detect voltage	118%	120%	122%	
t _{OVPDLY}	VDDQ OVP propagation delay	With 100 mV over drive		430		ns
V _{UVP}	VDDQ UVP threshold voltage	UVP detect voltage	66%	68%	70%	
t _{UVPDLY}	VDDQ UVP delay			1		ms
tUVPENDLY	VDDQ UVP enable delay			1.2		ms
V _{OOB}	OOB Threshold voltage			108%		
THERMAL SHUTE	DOWN					
-	The second should be the second should be the second state of the	Shutdown temperature		140		*0
SDN		Hysteresis		10		-0



6.6 Typical Characteristics























7 Detailed Description

7.1 Overview

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 VDDQ Switch Mode Power Supply Control

The TPS51916 device supports two SMPS control architectures, D-CAPTM mode and D-CAP2TM mode. Both control modes do not require complex external compensation networks and are suitable for designs with small external components counts. The D-CAPTM mode provides fast transient response with appropriate amount of equivalent series resistance (ESR) on the output capacitors. The D-CAP2TM mode is dedicated for a configuration with very low ESR output capacitors such as multi-layer ceramic capacitors (MLCC). For the both modes, an adaptive on-time control scheme is used to achieve pseudo-constant frequency. The TPS51916 device adjusts the on-time (t_{ON}) to be inversely proportional to the input voltage (V_{IN}) and proportional to the output voltage (V_{VDDQ}). This makes a switching frequency fairy constant over the variation of input voltage at the steady state condition. These control modes and switching frequencies are selected by the MODE pin described in Table 2.

7.3.2 VREF and REFIN, VDDQ Output Voltage

The part provides a 1.8-V, $\pm 0.8\%$ accurate, voltage reference from VREF. This output has a 300- μ A (max) current capability to drive the REFIN input voltage through a voltage divider circuit. A capacitor with a value of 0.1- μ F or larger should be attached close to the VREF terminal.

The VDDQ switch-mode power supply (SMPS) output voltage is defined by REFIN voltage, within the range between 0.7 V and 1.8 V, programmed by the resister-divider connected between VREF and GND. (See section.) A few nano farads of capacitance from REFIN to GND is recommended for stable operation.

7.3.3 Soft-Start and Powergood

Provide a voltage supply to VIN and V5IN before asserting S5 to high. TPS51916 device provides integrated VDDQ soft-start functions to suppress in-rush current at start-up. The soft-start is achieved by controlling internal reference voltage ramping up. Figure 34 shows the start-up waveforms. The switching regulator waits for 400µs after S5 assertion. The MODE pin voltage is read in this period. A typical VDDQ ramp up duration is 700µs.

TPS51916 device has a powergood open-drain output that indicates the VDDQ voltage is within the target range. The target voltage window and transition delay times of the PGOOD comparator are $\pm 8\%$ (typ) and 1-ms delay for assertion (low to high), and $\pm 16\%$ (typ) and 330-ns delay for de-assertion (high to low) during running. The PGOOD start-up delay is 2.5 ms after S5 is asserted to high. Note that the time constant which is composed of the REFIN capacitor and a resistor divider needs to be short enough to reach the target value before PGOOD comparator enabled.







TPS51916 ZHCSJ77F – DECEMBER 2010 – REVISED DECEMBER 2018

www.ti.com.cn

Feature Description (continued)

7.3.4 Power State Control

The TPS51916 device has two input pins, S3 and S5, to provide simple control scheme of power state. All of VDDQ, VTTREF and VTT are turned on at S0 state (S3=S5=high). In S3 state (S3=low, S5=high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance state (high-Z). The VTT output floats and does not sink or source current in this state. In S4/S5 states (S3=S5=low), all of the three outputs are turned off and discharged to GND according to the discharge mode selected by MODE pin. Each state code represents as follow; S0 = full ON, S3 = suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF. (See Table 1)

STATE	S3	S5	VREF	VDDQ	VDDQ VTTREF	
S0	HI	н	ON	ON	ON	ON
S3	LO	н	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)

Table 1. S3 or S5 Power State Control

7.3.5 Discharge Control

In S4/S5 state, VDDQ, VTT, and VTTREF outputs are discharged based on the respective discharge mode selected above. The tracking discharge mode discharges VDDQ output through the internal VTT regulator transistors enabling quick discharge operation. The VTT output maintains tracking of the VTTREF voltage in this mode. (Please refer to Figure 29) After 4 ms of tracking discharge operation, the mode changes to non-tracking discharge. The VDDQ output must be connected to the VLDOIN pin in this mode. The non-tracking mode discharges the VDDQ and VTT pins using internal MOSFETs that are connected to corresponding output terminals. The non-tracking discharge is slow compared with the tracking discharge due to the lower current capability of these MOSFETs. (Please refer to Figure 30)



7.3.6 VTT and VTTREF

The TPS51916 device integrates two high-performance, low-drop-out linear regulators, VTT and VTTREF, to provide complete DDR2, DDR3, DDR3L, and DDR4 power solutions. The VTTREF has a 10-mA sink/source current capability, and tracks $\frac{1}{2}$ of VDDQSNS with $\pm 1\%$ accuracy using an on-chip $\frac{1}{2}$ divider. A 0.22- μ F (or larger) ceramic capacitor must be connected close to the VTTREF terminal to ensure stable operation. The VTT responds quickly to track VTTREF within ± 40 mV at all conditions, and the current capability is 2 A for both sink and source. A 10- μ F (or larger) ceramic capacitor(s) need to be connected close to the VTT terminal for stable operation. To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should be connected to the positive node of VTT output capacitors as a separate trace from the high-current line to the VTT pin. (Refer to the *Layout* section for details.)

When VTT is not required in the design, following treatment is strongly recommended.

- Connect VLDOIN to VDDQ.
- Tie VTTSNS to VTT, and remove capacitors from VTT to float.
- Connect VTTGND to GND.
- Select MODE2, 3, 4 or 5 shown in Table 2 (Select Non-tracking discharge mode).
- Maintain a 0.22-µF capacitor connected at VTTREF.
- Pull down S3 to GND with 1-kΩ resistance.



Copyright © 2016, Texas Instruments Incorporated

Figure 35. Application Circuit When VTT Is Not Required

7.3.7 VDDQ Overvoltage and Undervoltage Protection

The TPS51916 sets the overvoltage protection (OVP) when VDDQSNS voltage reaches a level 20% (typ) higher than the REFIN voltage. When an OV event is detected, the controller changes the output target voltage to 0 V. This usually turns off DRVH and forces DRVL to be on. When the inductor current begins to flow through the low-side MOSFET and reaches the negative OCL, DRVL is turned off and DRVH is turned on, for a minimum on-time.



After the minimum on-time expires, DRVH is turned off and DRVL is turned on again. This action minimizes the output node undershoot due to LC resonance. When the VDDQSNS reaches 0 V, the driver output is latched as DRVH off, DRVL on. VTTREF and VTT are turned off and discharged using the non-tracking discharge MOSFETs regardless of the tracking mode.

The undervoltage protection (UVP) latch is set when the VDDQSNS voltage remains lower than 68% (typ) of the REFIN voltage for 1 ms or longer. In this fault condition, the controller latches DRVH low and DRVL low and discharges the VDDQ, VTT and VTTREF outputs. UVP detection function is enabled after 1.2 ms of SMPS operation to ensure startup.

To release the OVP and UVP latches, toggle S5 or adjust the V5IN voltage down and up beyond the undervoltage lockout threshold.

7.3.8 VDDQ Out-of-Bound Operation

When the output voltage rises to 8% above the target value, the out-of-bound operation starts. During the out-ofbound condition, the controller operates in forced PWM-only mode. Turning on the low-side MOSFET beyond the zero inductor current quickly discharges the output capacitor. During this operation, the cycle-by-cycle negative overcurrent limit is also valid. Once the output voltage returns to within regulation range, the controller resumes to auto-skip mode.

7.3.9 VDDQ Overcurrent Protection

The VDDQ SMPS has cycle-by-cycle overcurrent limiting protection. The inductor current is monitored during the off-state using the low-side MOSFET $R_{DS(on)}$, and the controller maintains the off-state when the inductor current is larger than the overcurrent trip level. The current monitor circuit inputs are PGND and SW pins so that those should be properly connected to the source and drain terminals of low-side MOSFET. The overcurrent trip level, V_{OCTRIP} , is determined by Equation 1, where R_{TRIP} is the value of the resistor connected between the TRIP pin and GND, and I_{TRIP} is the current sourced from the TRIP pin. I_{TRIP} is 10 μ A typically at room temperature, and has 4700ppm/°C temperature coefficient to compensate the temperature dependency of the low-side MOSFET $R_{DS(on)}$.

$$V_{\text{OCTRIP}} = R_{\text{TRIP}} \times \frac{I_{\text{TRIP}}}{8}$$
(1)

Because the comparison is done during the off-state, V_{OCTRIP} sets the valley level of the inductor current. The load current OCL level, I_{OCL}, can be calculated by considering the inductor ripple current as shown in Equation 2.

	VOCTRIP	+ <mark>I_{IND(ripple)} =</mark>	VOCTRIP	$\left \frac{1}{1} \right $	V _{IN} – V _{OUT}	×V _{OUT}
OCL -	R _{DS(on)}	2	R _{DS(on)}	2	L _X	$f_{SW} \times V_{IN}$

where

• I_{IND(ripple)} is inductor ripple current

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down.

7.3.10 VTT Overcurrent Protection

The LDO has an internally fixed constant overcurrent limiting of 3-A (typ) for both sink and source operation.

7.3.11 V5IN Undervoltage Lockout Protection

The TPS51916 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5IN voltage is lower than UVLO threshold voltage, typically 3.9 V, VDDQ, VTT and VTTREF are shut off. This is a non-latch protection.

7.3.12 Thermal Shutdown

The TPS51916 includes an internal temperature monitor. If the temperature exceeds the threshold value, 140°C (typ), VDDQ, VTT and VTTREF are shut off. The state of VDDQ is open, and that of VTT and VTTREF are high impedance (high-Z) at thermal shutdown. The discharge functions of all outputs are disabled. This is a non-latch protection and the operation is restarted with soft-start sequence when the device temperature is reduced by 10°C (typ).

(2)



7.4 Device Functional Modes

7.4.1 MODE Pin Configuration

The TPS51916 device reads the MODE pin voltage when the S5 signal is raised high and stores the status in a register. A $15-\mu$ A current is sourced from the MODE pin during this time to read the voltage across the resistor connected between the pin and GND. Table 2 shows resistor values, corresponding control mode, switching frequency and discharge mode configurations.

MODE NO.	RESISTANCE BETWEEN MODE AND GND ($k\Omega$)	CONTROL MODE	SWITCHING FREQUENCY (kHz)	DISCHARGE MODE	
7	200		400	Trocking	
6	100		300	Паскіпд	
5	68	D-CAP''''	300		
4	47		400	Non tracking	
3	33		500	non-tracking	
2	22		670	Ť	
1	12	D-CAP21	670	Trocking	
0	1		500	Tracking	

Table 2. MODE Selection

7.4.2 D-CAP[™] Mode

Figure 36 shows a simplified model of D-CAP[™] mode architecture.



Figure 36. Simplified D-CAP[™] Model

The VDDQSNS voltage is compared with REFIN voltage. The PWM comparator creates a set signal to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to maintain the voltage at the beginning of each on-cycle (or the end of each off-cycle) to be substantially constant. The DC output voltage monitored at VDDQ may have line regulation due to ripple amplitude that slightly increases as the input voltage increase. The D-CAPTM mode offers flexibility on output inductance and capacitance selections with ease-of-use without complex feedback loop calculation and external components. However, it does require a sufficient level of ESR that represents inductor current information for stable operation and good jitter performance. Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended.

The requirement for loop stability is simple and is described in Equation 3. The 0-dB frequency, f_0 defined in Equation 3, is recommended to be lower than 1/3 of the switching frequency to secure proper phase margin.



$$f_0 = \frac{1}{2\pi \times \text{ESR} \times C_{OUT}} \le \frac{f_{SW}}{3}$$

where

- ESR is the effective series resistance of the output capacitor
- C_{OUT} is the capacitance of the output capacitor
- f_{sw} is switching frequency

Jitter is another attribute caused by signal-to-noise ratio of the feedback signal. One of the major factors that determine jitter performance in D-CAP[™] mode is the down-slope angle of the VDDQSNS ripple voltage. Figure 37 shows, in the same noise condition, that jitter is improved by making the slope angle larger.



Figure 37. Ripple Voltage Slope and Jitter Performance

For a good jitter performance, use the recommended down slope of approximately 20 mV per switching period as shown in Figure 37 and Equation 4.

$$\frac{V_{OUT} \times \text{ESR}}{f_{SW} \times L_X} \ge 20 \, \text{mV}$$

where

- V_{OUT} is the VDDQ output voltage
- L_X is the inductance

(4)

(3)



ZHCSJ77F-DECEMBER 2010-REVISED DECEMBER 2018

www.ti.com.cn

(5)

7.5 D-CAP2[™] Mode Operation

Figure 38 shows simplified model of D-CAP2[™] architecture.



Figure 38. Simplified Modulator Using D-CAP2[™] Mode

The D-CAP2TM mode in the TPS51916 device includes an internal feedback network enabling the use of very low ESR output capacitor(s) such as multi-layer ceramic capacitors. The role of the internal network is to sense the ripple component of the inductor current information and combine it with voltage feedback signal. Using $R_{C1}=R_{C2}\equiv R_C$ and $C_{C1}=C_{C2}\equiv C_C$, 0-dB frequency of the D-CAP2TM mode is given by Equation 5. It is recommended that the 0-dB frequency (f₀) be lower than 1/3 of the switching frequency to secure the proper phase margin

$$f_0 = \frac{R_C \times C_C}{2\pi \times G \times L_X \times C_{OUT}} \le \frac{f_{SW}}{3}$$

where

• G is gain of the amplifier which amplifies the ripple current information generated by the compensation circuit

The typical G value is 0.25, and typical R_CC_C time constant values for 500 kHz and 670 kHz operation are 23 µs and 14.6 µs, respectively.

For example, when f_{SW} =500 kHz and L_X =1 µH, C_{OUT} should be larger than 88 µF.

When selecting the capacitor, pay attention to its characteristics. For MLCC use X5R or better dielectric and consider the derating of the capacitance by both DC bias and AC bias. When derating by DC bias and AC bias are 80% and 50%, respectively, the effective derating is 40% because $0.8 \times 0.5 = 0.4$. The capacitance of specialty polymer capacitors may change depending on the operating frequency. Consult capacitor manufacturers for specific characteristics.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 DDR3, D-CAP[™] 400-kHz Application with Tracking Discharge



Copyright © 2016, Texas Instruments Incorporated



8.1.1.1 Design Requirements

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		8	12	20	V
V _{V5IN}	V5IN voltage		4.5	5	5.5	V
V _{VDDQ}	VDDQ output voltage			1.5		V
I _{VDDQ}	VDDQ output current		0		20	А
V _{VTT}	VTT output voltage			0.75		V
I _{VTT}	VTT output current	DDR3 mode , V_{VTT} = 0.75 V	-2		2	А
f _{SW}	Switching frequency	DCAP mode		400		kHz

Copyright © 2010–2018, Texas Instruments Incorporated

8.1.1.2 Detailed Design Procedure

The external components selection is simple in D-CAP™ mode.

8.1.1.2.1 1. Determine the value of R1 AND R2

The output voltage is determined by the value of the voltage-divider resistor, R1 and R2 as shown in Figure 36. R1 is connected between VREF and REFIN pins, and R2 is connected between the REFIN pin and GND. Setting R1 as $10-k\Omega$ is a good starting point. Determine R2 using Equation 6.



(6)

8.1.1.2.2 2. Choose the inductor

The inductance value should be determined to yield a ripple current of approximately ¼ to ½ of maximum output current. Larger ripple current increases output ripple voltage and improves the signal-to-noise ratio and helps stable operation.

$$L_{X} = \frac{1}{I_{\text{IND}(\text{ripple})} \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}} = \frac{3}{I_{\text{O}(\text{max})} \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}}$$
(7)

The inductor needs a low direct current resistance (DCR) to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated in Equation 8.

$$I_{\text{IND}(\text{peak})} = \frac{R_{\text{TRIP}} \times I_{\text{TRIP}}}{8 \times R_{\text{DS}(\text{on})}} + \frac{1}{L \times f_{\text{SW}}} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}}$$
(8)

8.1.1.2.3 3. Choose the OCL setting resistance, R_{TRIP}

Combining Equation 1 and Equation 2, R_{TRIP} can be obtained using Equation 9.

$$R_{TRIP} = \frac{8 \times \left(I_{OCL} - \left(\frac{(V_{IN} - V_{OUT})}{(2 \times L_X)}\right) \times \frac{V_{OUT}}{(f_{SW} \times V_{IN})}\right) \times R_{DS(on)}}{I_{TRIP}}$$
(9)

8.1.1.2.4 Choose the output capacitors

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet small signal stability and recommended ripple voltage. A quick reference is shown in Equation 10 and Equation 11.

$$\frac{1}{2\pi \times \text{ESR} \times \text{C}_{\text{OUT}}} \leq \frac{f_{\text{SW}}}{3}$$

$$\frac{V_{\text{OUT}} \times \text{ESR}}{f_{\text{SW}} \times L_{X}} \geq 20 \,\text{mV}$$
(10)
(11)



www.ti.com.cn

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURE	PART NUMBER
C8, C9, C10	3	10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM
C11	1	470 μF , 2 V, 6 m Ω	Panasonic	EEFSE0D471R
L1	1	0.56 μ H, 21 A, 1.56 m Ω	Panasonic	ETQP4LR56WFC
Q1	1	30 V, 21 A, 4.5 mΩ	Texas Instruments	CSD17310Q5A
Q2	1	30 V, 32 A, 2 mΩ	Texas Instruments	CSD17303Q5

Table 4. DDR3, D-CAP[™] 400-kHz Application Circuit, List of Materials

8.1.1.3 Application Curves





Texas

www.ti.com.cn



8.1.2 DDR3, DCAP-2 500-kHz Application, with Tracking Discharge

Copyright © 2016, Texas Instruments Incorporated

Figure 43. DDR3, DCAP-2 500-kHz Application Circuit, Tracking Discharge

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURE	PART NUMBER
C8, C9	2	10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM
C10) 4 100 μF,		Murata	GRM32ER60J107ME20L
L1	1	0.56 μ H, 21 A, 1.56 m Ω	Panasonic	ETQP4LR56WFC
Q1	1	30 V, 21 A, 4.5 mΩ	Texas Instruments	CSD17310Q5A
Q2	1	30 V, 32 A, 2 mΩ	Texas Instruments	CSD17303Q5

Table 5. DDR3, DCAP-2 500-kHz Application Circuit, List of Materials

8.1.2.1 Design Requirements

Table 6	. Design	Requirements
---------	----------	--------------

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage		8	12	20	V
V _{V5IN}	V5IN voltage		4.5	5	5.5	V
V_{VDDQ}	VDDQ output voltage			1.5		V
I _{VDDQ}	VDDQ output current		0		20	А
V_{VTT}	VTT output voltage			0.75		V
I _{VTT}	VTT output current	DDR3 mode , V_{VTT} = 0.75 V	-2		2	А
f _{SW}	Switching frequency	DCAP2 mode		500		kHz



8.1.2.2 Detailed Design Procedure

The design procedure for this design is very similar to the design procedure for the design described in the previous section (see *DDR3*, *D-CAPTM* 400-kHz Application with Tracking Discharge). The key differences in the design procedure is described here.

8.1.2.2.1 Select Mode and Switching Frequency

Select a value of 1 k Ω for the mode resistor to set the controller at DCAP2 mode with a switching frequency of 500-kHz.

8.1.2.2.2 Determine output capacitance

Determine output capacitance to meet small signal stability as shown in Equation 12.

$$\frac{\mathsf{R}_{\mathsf{C}} \times \mathsf{C}_{\mathsf{C}}}{2\pi \times \mathsf{G} \times \mathsf{L}_{\mathsf{X}} \times \mathsf{C}_{\mathsf{OUT}}} \leq \frac{\mathsf{f}_{\mathsf{SW}}}{3}$$

where

- R_c×C_c time constant is 23 µs for 500 kHz operation (or 14.6 µs for 670 kHz operation)
- G = 0.25

8.1.2.3 Application Curves



(12)







9 Power Supply Recommendations

The device is designed to operate from an input voltage supply between 3 V and 28 V. There are input voltage and switch node voltage limitations from the MOSFET. A separate 5-V power supply is required for the internal circuits and MOSFET gate drivers of the device.

10 Layout

10.1 Layout Guidelines

Certain issues must be considered before designing a layout using the TPS51916 device .

- VIN capacitor(s), VOUT capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner system GND plane should be inserted, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VDDQSNS, VTTSNS, MODE, REFIN, VREF and TRIP should be placed away from high-voltage switching nodes such as SW, DRVL, DRVH or VBST to avoid coupling. Use internal layer(s) as system GND plane(s) and shield feedback trace from power traces and components.
- The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to suppress generating switching noise.
 - The most important loop to minimize the area of is the path from the VIN capacitor(s) through the high and low-side MOSFETs, and back to the negative node of the VIN capacitor(s). Connect the negative node of the VIN capacitor(s) and the source of the low-side MOSFET as close as possible. (Refer to loop #1 of)
 - The second important loop is the path from the low-side MOSFET through inductor and VOUT capacitor(s), and back to source of the low-side MOSFET. Connect the source of the low-side MOSFET and negative node of VOUT capacitor(s) as close as possible. (Refer to loop #2 of)
 - The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from V5IN capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND pin, and back to source of the low-side MOSFET. Connect negative node of V5IN capacitor, source of the low-side MOSFET and PGND pin as close as possible. (Refer to loop #3 of Figure 47)





Layout Guidelines (continued)

- Connect negative nodes of the VTTREF output capacitor, VREF capacitor and REFIN capacitor and bottomside resistance of VREF voltage-divider to GND pin as close as possible. The negative node of the VTT output capacitor(s), VTTGND, GND and PGND pins should be connected to system GND plane near the device as shown in Figure 48.
- Because the TPS51916 device controls output voltage referring to voltage across VOUT capacitor, VDDQSNS should be connected to the positive node of VOUT capacitor using different trace from that for VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise generative lines. GND pin refers to the negative node of VOUT capacitor.
- Connect the overcurrent setting resistor from TRIP pin to GND pin and make the connections as close as possible to the device to avoid coupling from a high-voltage switching node.
- Connect the frequency and mode setting resistor from MODE pin to GND pin ground, and make the connections as close as possible to the device to avoid coupling from a high-voltage switching node.
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as SW node, which connects to the source of the high-side MOSFET, the drain of the low-side MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.
- VLDOIN should be connected to VOUT with short and wide traces. An input bypass capacitor should be
 placed as close as possible to the pin with short and wide connections. The negative node of the capacitor
 should be connected to system GND plane.
- The output capacitor for VTT should be placed close to the pins with a short and wide connection in order to avoid additional ESR and/or ESL of the trace.
- VTTSNS should be connected to the positive node of the VTT output capacitor(s) using a separate trace from the high-current power line. When remote sensing is required attach the output capacitor(s) at that point. Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between GND pin and the output capacitor(s).
- Consider adding a low pass filter (LPF) at VTTSNS in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ.
- In order to effectively remove heat from the package, prepare a thermal land and solder to the package thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps heat spreading. Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solder-side ground plane(s) should be used to help dissipation. The thermal land can be connected to either AGND or PGND but is recommended to be connected to PGND, the system GND plane(s), which has better heat radiation.



Layout Guidelines (continued)



Figure 47. DC/DC Converter Ground System



10.2 Layout Example



Figure 48. Layout Example

TPS51916 ZHCSJ77F – DECEMBER 2010–REVISED DECEMBER 2018

11 器件和文档支持

11.1 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.3 商标

D-CAP, D-CAP2, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS51916RUKR	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51916
TPS51916RUKR.B	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51916
TPS51916RUKRG4	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51916
TPS51916RUKRG4.B	Active	Production	WQFN (RUK) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51916
TPS51916RUKT	Active	Production	WQFN (RUK) 20	250 SMALL T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51916
TPS51916RUKT.B	Active	Production	WQFN (RUK) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	51916

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Jun-2025

RUK 20

3 x 3, 0.4 mm pitch

GENERIC PACKAGE VIEW

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RUK0020B



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RUK0020B

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RUK0020B

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司