





TPS37

ZHCSM86E - OCTOBER 2020 - REVISED AUGUST 2023 TPS37 具有可编程检测和复位延迟功能的宽 V<sub>IN</sub> 65V 双通道过压和欠压(OV 和 UV) 检测器

# 1 特性

**TEXAS** 


功能安全型 - 可提供用于功能安全系统设计的文档

INSTRUMENTS

- 宽电源电压范围:2.7V 至 65V
- SENSE 和 RESET 引脚为 65V 等级
- 低静态电流:1µA(典型值)
- 灵活而广泛的电压阈值选项
  - 表 11-1
  - 2.7V 至 36V (最高精度 1.5%)
  - 800mV 选项(最高精度 1%)
- 内置迟滞 (V<sub>HYS</sub>)
  - 百分比选项: 2% 至 13% ( 阶跃 1% )
  - 固定选项:V<sub>TH</sub> < 8V = 0.5V、1V、1.5V、 2V、2.5V
- 可编程复位延时时间
  - 10 nF = 12.8 ms, 10 μF = 12.8 s
- 可编程感测延时时间
  - 10nF = 1.28ms、10 µ F = 1.28s
- 手动复位 (MR) 特性
- 输出拓扑:开漏或推挽

# 2 应用

- 模拟输入模块
- CPU (PLC 控制器)
- 伺服驱动器控制模块
- 伺服驱动器功率级模块 ٠
- 伺服驱动器功能安全模块
- HVAC 阀门和传动器控制



### 典型应用电路

# 3 说明


TPS37 是一系列宽输入范围和低静态电流窗口监控 器,用于快速检测过压 (OV) 和欠压 (UV) 条件。每个 器件都包括一个精密内部基准、两个独立且可配置的电 压比较器和集成电阻分压器。TPS37 可以直接连接到 并监控各种工业应用中的 12V/24V 电源轨,包括工厂 自动化、电机驱动器、楼宇自动化等应用。SENSE 引 脚上的内置迟滞可在监测电源电压轨时防止出现错误的 复位信号。

通过单独的 VDD 和 SENSE 引脚,可实现高可靠性系 统所需的冗余。SENSE 已从 VDD 去耦,可以监控高 于和低于 VDD 的电压。SENSE 引脚的高阻抗输入支 持使用可选的外部电阻器。通过 CTSx 和 CTRx 引 脚,可以对 RESET 信号的上升沿和下降沿进行延迟调 整。此外, CTSx 可忽略受监控电压轨上的电压干扰, 从而充当去抖动器; CTRx 具有手动复位 (MR) 的作 用,可用于强制系统复位。

TPS37 采用 WSON 或 SOT-23 封装。根据 IEC60664 中的指南,中心垫片是不导电的,以增加 VDD 和 GND 之间的爬电距离。TPS37 的工作温度范围为 -40°C 至 +125°C T₄。

器件信息				
器件型号 封装 (1) 封装尺寸 (标称				
TPS37	WSON (10) (DSK)	2.5mm × 2.5mm		
TPS37	SOT-23 (14) (DYY)	4.1 mm × 1.9 mm		

如需了解封装详细信息,请参阅数据表末尾的机械制图附录。 (1)



本文档旨在为方便起见,提供有关 TI 产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问 www.ti.com,其内容始终优先。TI不保证翻译的准确性和有效性。在实际设计之前,请务必参考最新版本的英文版本。





# **Table of Contents**

1 特性	1
2 应用	1
3 说明	1
4 Revision History	2
5 Device Comparison	
6 Pin Configuration and Functions	
7 Specifications	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	6
7.3 Recommended Operating Conditions	ô
7.4 Thermal Information	
7.5 Electrical Characteristics	7
7.6 Timing Requirements	9
7.7 Timing Diagrams1	C
7.8 Typical Characteristics1	3
8 Detailed Description1	7

8.1 Overview	17
8.2 Functional Block Diagram	17
8.3 Feature Description	18
9 Device Functional Modes	
10 Application and Implementation	27
10.1 Adjustable Voltage Thresholds	27
10.2 Application Information	<mark>28</mark>
10.3 Power Supply Recommendations	<mark>31</mark>
10.4 Layout	31
11 Device and Documentation Support	34
11.1 Device Nomenclature	
11.2 支持资源	
11.3 Trademarks	
11.4 静电放电警告	
11.5 术语表	
· · · · · · · · · · · · · · · · · · ·	


**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision D (December 2021) to Revision E (August 2023)	Page
• 添加了功能安全声明并删除了锁存功能	1
Added Vit and Vhyst timing diagram	10
Added CTS and CTR value plots	
Changes from Revision C (September 2021) to Revision D (December 2021)	Page
<ul> <li>将"预告信息"更改为"量产数据发布"</li> </ul>	1



# **5 Device Comparison**


Contact TI sales representatives or consult TI's E2E forum for details and availability; minimum order quantities may apply.



- 1. Sense logic: OV = overvoltage; UV = undervoltage
- 2. Reset topology: PP = Push-Pull; OD = Open-Drain
- 3. Reset logic: L = Active-Low; H = Active-High
- 4. A to I hysteresis options are only available for 2.7 V to 8 V threshold options



# **6** Pin Configuration and Functions



14-Pin SOT-23, TPS37 (Top View)



#### 表 6-1. Pin Functions WSON SOT23 (DSK) (DYY) PIN I/O DESCRIPTION NAME PIN PIN NUM. NUM. VDD 1 1 Input Supply Voltage: Bypass with a 0.1 µF capacitor to GND. L This pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for the adjustable variant. When the voltage on SENSE1 pin transitions above the upper threshold voltage of VIT+, RESET1/RESET1 asserts after the sense time delay, set by CTS1. When the voltage on the SENSE1 2 3 I SENSE1 pin transitions below the upper threshold voltage of V<sub>IT+</sub> - V<sub>HYS</sub>, RESET1/RESET1 deasserts after the reset time delay, set by CTR1. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. This pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for the adjustable variant. When the voltage on SENSE2 pin transitions below the lower threshold voltage of VIT-, RESET2/RESET2 asserts after the sense time delay, set by CTS2. When the voltage on the SENSE2 3 I 4 SENSE2 pin transitions above the lower threshold voltage of $V_{IT_2}$ + $V_{HYS_1}$ , RESET2/RESET2 deasserts after the reset time delay, set by CTR2. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance. Output Reset Signal For Channel 1: See T 5 for output topology options. RESET1/RESET1 asserts when SENSE1 rises outside of the upper voltage threshold. RESET1/RESET1 remains asserted for the reset time delay period after SENSE1 transitions out of an overvoltage (OV) fault condition. For active low open-drain reset output, an external pullup resistor is required. Do not place external pullup RESET1/ 0 4 6 RESET1 resistors on push-pull outputs. Reset output signal for: SENSE1 Sensing Topology: Overvoltage (OV) Output topology: Open Drain or Push Pull, Active Low or Active High Output Reset Signal For Channel 2: See # 5 for output topology options. RESET2/RESET2 asserts when SENSE2 falls outside of the lower voltage threshold. RESET2/RESET2 remains asserted for the reset time delay period after SENSE2 transitions out of an undervoltage (UV) fault condition. For active **RESET2**/ 5 7 0 low open-drain reset output, an external pullup resistor is required. RESET2 Reset output signal for: SENSE2 Sensing Topology: Undervoltage (UV) Output topology: Open Drain, Active Low or Active High Channel 1 RESET Time Delay: User-programmable reset time delay for RESET1/RESET1. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. CTR1/MR 6 9 Manual Reset: If this pin is driven low, the RESET1/RESET1 output will reset and become asserted. The pin can be left floating or be connected to a capacitor. This pin should not be driven high. Channel 2 RESET Time Delay: User-programmable reset time delay for RESET2/RESET2. Connect an external capacitor for adjustable time delay or leave the pin floating for the shortest delay. CTR2/MR 9 12 Manual Reset: If this pin is driven low, the RESET2/RESET2 output will reset and become asserted. The pin can be left floating or be connected to a capacitor. This pin should not be driven high. GND 10 8, 13 Ground. All GND pins must be electrically connected to the board ground. -The PAD for the DSK package is not internally connected, the PAD can be connected to GND or be NC PAD 2, 5, 14 left floating. For the DYY package, NC stands for "No Connect". The pins are to be left floating. Channel 1 SENSE Time Delay: Capacitor programmable sense delay: CTS1 pin offers a user-CTS1 7 10 0 adjustable sense delay time when asserting a reset condition. Connecting this pin to a groundreferenced capacitor sets the RESET1/RESET1 delay time to assert. Channel 2 SENSE Time Delay: Capacitor programmable sense delay: CTS2 pin offers a user-CTS2 8 11 0 adjustable sense delay time when asserting a reset condition. Connecting this pin to a groundreferenced capacitor sets the RESET2/RESET2 delay time to assert.



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted (1)

		MIN	MAX	UNIT
Voltage	$VDD, V_{SENSE1}, V_{SENSE2}, V_{RESET1}, V_{RESET2}, V_{RESET1}, V_{RESET2}$	- 0.3	70	V
Voltage	V <sub>CTS1</sub> , V <sub>CTS2</sub> , V <sub>CTR1</sub> , V <sub>CTR2</sub>	- 0.3	6	V
Current	IRESET1, IRESET2, IRESET1, IRESET2		10	mA
Temperature <sup>(2)</sup>	Operating junction temperature, $T_J$	- 40	150	°C
Temperature <sup>(2)</sup>	Operating Ambient temperature, T <sub>A</sub>	- 40	150	°C
Temperature <sup>(2)</sup>	Storage, T <sub>stg</sub>	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that  $T_J = T_A$ .

# 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	± 2000	V
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right)}$	± 750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	V <sub>DD</sub>	2.7	65	V
Voltage	V <sub>SENSE1</sub> , V <sub>SENSE2</sub> , V <sub>RESET1</sub> , V <sub>RESET2</sub> , V <sub>RESET1</sub> , V <sub>RESET2</sub>	0	65	V
Voltage	V <sub>CTS1</sub> , V <sub>CTS2</sub> , V <sub>CTR1</sub> , V <sub>CTR2</sub>	0	5.5	V
Current	IRESET1, IRESET2, IRESET1, IRESET2	0	±5	mA
TJ	Junction temperature (free air temperature)	- 40	125	°C

### 7.4 Thermal Information

		TP	S37	
	THERMAL METRIC <sup>(1)</sup>	DSK	DYY	UNIT
		10-PIN	14-PIN	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	87.4	131.5	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	76.3	61.1	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	54.2	56.6	°C/W
ΨJT	Junction-to-top characterization parameter	4.8	3.4	°C/W
ψJB	Junction-to-board characterization parameter	54.2	56.5	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	34.8	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



# 7.5 Electrical Characteristics

At  $V_{DD(MIN)} \le V_{DD} \le V_{DD (MAX)}$ , CTR1/ $\overline{MR}$  = CTR2/ $\overline{MR}$  = CTS1 = CTS2 = open, output reset pull-up resistor  $R_{PU}$  = 10 k  $\Omega$ , voltage  $V_{PU}$  = 5.5 V, and load  $C_{LOAD}$  = 10 pF. The operating free-air temperature range  $T_A$  = - 40°C to 125°C, unless otherwise noted. Typical values are at  $T_A$  = 25°C and VDD = 16 V and  $V_{IT}$  = 6.5 V ( $V_{IT}$  refers to  $V_{ITN}$  or  $V_{ITP}$ ).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
VDD						
V <sub>DD</sub>	Supply Voltage		2.7		65	V
UVLO <sup>(1)</sup>	Undervoltage Lockout	$V_{DD}$ Falling below $V_{DD(MIN)}$			2.7	V
V <sub>POR</sub>	Power on Reset Voltage <sup>(2)</sup> RESET, Active Low (Open-Drain, Push-Pull)	V <sub>OL(MAX)</sub> = 300 mV I <sub>OUT (Sink)</sub> = 15 μA			1.4	V
V <sub>POR</sub>	Power on Reset Voltage <sup>(2)</sup> RESET, Active High (Push-Pull)	$V_{OH(MIN)} = 0.8 \times V_{DD}$ I <sub>OUT (Source)</sub> = 15 µA			1.4	V
<b>I</b>	Supply current into VDD pin	$\label{eq:VIT} \begin{array}{l} V_{IT} = 800 \text{ mV} \\ V_{DD \text{ (MIN)}} \leqslant V_{DD} \leqslant V_{DD} \text{ (MAX)} \end{array}$		1	2.6	μA
I <sub>DD</sub>		$\label{eq:VIT} \begin{array}{ c c c } V_{IT} = 2.7 \ V \ to \ 36 \ V \\ V_{DD \ (MIN)} \leqslant V_{DD} \leqslant V_{DD} \ \leqslant V_{DD} \ (MAX) \end{array}$		1	2	μA
SENSE (Inp	put)			·		
I <sub>SENSE</sub>	Input current (SENSE1, SENSE2)	V <sub>IT</sub> = 800 mV			100	nA
I <sub>SENSE</sub>	Input current (SENSE1, SENSE2)	V <sub>IT</sub> < 10 V			0.8	μA
I <sub>SENSE</sub>	Input current (SENSE1, SENSE2)	10 V < V <sub>IT</sub> < 26 V			1.2	μA
I <sub>SENSE</sub>	Input current (SENSE1, SENSE2)	V <sub>IT</sub> > 26 V			2	μA
V <sub>ITN</sub> Input Threshold Negative (Undervoltage)	Input Threshold Negative	V <sub>IT</sub> = 2.7 V to 36 V	-1.5		1.5	%
	(Undervoltage)	V <sub>IT</sub> = 800 mV <sup>(3)</sup>	0.792	0.800	0.808	V
	Input Threshold Positive (Overvoltage)	V <sub>IT</sub> = 2.7 V to 36 V	-1.5		1.5	%
V <sub>ITP</sub>		V <sub>IT</sub> = 800 mV <sup>(3)</sup>	0.792	0.800	0.808	V
		V <sub>IT</sub> = 0.8 V and 2.7 V to 36 V V <sub>HYS</sub> Range = 2% to 13% (1% step)	-1.5		1.5	%
V <sub>HYS</sub>	Hysteresis Accuracy <sup>(4)</sup>	$\begin{array}{c} V_{IT} = 2.7 \ V \ to \ 8 \ V \\ V_{HYS} = 0.5 \ V, \ 1 \ V, \ 1.5 \ V, \ 2 \ V, \\ 2.5 \ V \\ (V_{ITP} - V_{HYS)} \geqslant 2.4 \ V, \ OV \\ Only \end{array}$	-1.5		1.5	%
RESET (Ou	tput)					
	Open-Drain leakage	V <sub>RESET</sub> = 5.5 V V <sub>ITN</sub> < V <sub>SENSE</sub> < V <sub>ITP</sub>			300	nA
I <sub>lkg(OD)</sub>	(RESET1, RESET2)	V <sub>RESET</sub> = 65 V V <sub>ITN</sub> < V <sub>SENSE</sub> < V <sub>ITP</sub>			300	nA
V <sub>OL</sub> <sup>(5)</sup>	Low level output voltage	$\begin{array}{c} \text{2.7 V} \leqslant \text{VDD} \leqslant \text{65 V} \\ \text{I}_{\text{RESET}} = 5 \text{ mA} \end{array}$			300	mV
V <sub>OH_DO</sub>	High level output voltage dropout (V <sub>DD</sub> - V <sub>OH</sub> = V <sub>OH_DO</sub> ) (Push-Pull only)	$\begin{array}{l} 2.7 \ V \leqslant VDD \leqslant 65 \ V \\ I_{RESET} = 500 \ uA \end{array}$			100	mV
V <sub>OH</sub> <sup>(5)</sup>	High level output voltage (Push-Pull only)	$\begin{array}{c} \text{2.7 V} \leqslant \text{VDD} \leqslant \text{65 V} \\ \text{I}_{\text{RESET}} = 5 \text{ mA} \end{array}$	0.8V <sub>DD</sub>			V



# 7.5 Electrical Characteristics (continued)

At  $V_{DD(MIN)} \le V_{DD} \le V_{DD (MAX)}$ , CTR1/ $\overline{MR}$  = CTR2/ $\overline{MR}$  = CTS1 = CTS2 = open, output reset pull-up resistor  $R_{PU}$  = 10 k  $\Omega$ , voltage  $V_{PU}$  = 5.5 V, and load  $C_{LOAD}$  = 10 pF. The operating free-air temperature range  $T_A$  = - 40°C to 125°C, unless otherwise noted. Typical values are at  $T_A$  = 25°C and VDD = 16 V and  $V_{IT}$  = 6.5 V ( $V_{IT}$  refers to  $V_{ITN}$  or  $V_{ITP}$ ).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Capacitor	Timing (CTS, CTR)					
R <sub>CTR</sub>	Internal resistance (CTR1 / MR , CTR2 / MR )		877	1000	1147	Kohms
R <sub>CTS</sub>	Internal resistance (C <sub>TS1</sub> , C <sub>TS2</sub> )		88	100	122	Kohms
Manual Re	eset (MR)					
V <sub>MR_IH</sub>	CTR1 / MR and CTR2 / MR pin logic high input	VDD = 2.7 V	2200			mV
V <sub>MR_IH</sub>	CTR1 / MR and CTR2 / MR pin logic high input	VDD = 65 V	2500			mV
V <sub>MR_IL</sub>	CTR1 / MR and CTR2 / MR pin logic low input	VDD = 2.7 V			1300	mV
V <sub>MR_IL</sub>	CTR1 / MR and CTR2 / MR pin logic low input	VDD = 65 V			1300	mV

(1) When V\_{DD} voltage falls below UVLO, reset is asserted for Output 1 and Output 2. V\_{DD} slew rate  $\leq$  100 mV /  $\mu s$ 

(2)  $V_{POR}$  is the minimum  $V_{DD}$  voltage for a controlled output state. Below VPOR, the output cannot be determined.  $V_{DD}$  dv/dt  $\leq$  100mV/µs

(3) For adjustable voltage guidelines and resistor selection refer to Adjustable Voltage Thresholds in Application and Implementation section

(4) Hysteresis is with respect to V<sub>ITP</sub> and V<sub>ITN</sub> voltage threshold. V<sub>ITP</sub> has negative hysteresis and V<sub>ITN</sub> has positive hysteresis.

(5) For V<sub>OH</sub> and V<sub>OL</sub> relation to output variants refer to Timing Figures after the Timing Requirement Table



# 7.6 Timing Requirements

At  $V_{DD(MIN)} \le V_{DD} \le V_{DD}$  (MAX), CTR1/ $\overline{MR}$  = CTR2/ $\overline{MR}$  = CTS1 = CTS2 = open <sup>(1)</sup>, output reset pull-up resistor  $R_{PU}$  = 10 k  $\Omega$ , voltage  $V_{PU}$  = 5.5V, and  $C_{LOAD}$  = 10 pF. VDD and SENSE slew rate = 1V /  $\mu$ s. The operating free-air temperature range  $T_A$  = - 40°C to 125°C, unless otherwise noted. Typical values are at  $T_A$  = 25°C and VDD = 16 V and  $V_{IT}$  = 6.5 V ( $V_{IT}$  refers to either  $V_{ITN}$  or  $V_{ITP}$ ).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Commor	n timing parameters					
	Reset release time delay	$\label{eq:VIT} \begin{array}{l} VIT = 2.7 \ V \ to \ 36 \ V \\ C_{CTR1} = C_{CTR2} = Open \\ 20\% \ Overdrive \ from \ Hysteresis \end{array}$			100	μs
<sup>t</sup> CTR	(CTR1/MR, CTR2/MR) <sup>(2)</sup>	VIT = 800 mV $C_{CTR1} = C_{CTR2} = Open$ 20% Overdrive from Hysteresis			40	μs
. Sense detect time delay	VIT = 2.7 V to 36 V $C_{CTS1} = C_{CTS2} = Open$ 20% Overdrive from V <sub>IT</sub>		34	90	μs	
<sup>t</sup> CTS (CTS1, CTS2) <sup>(3)</sup>		VIT = 800 mV $C_{CTS1} = C_{CTS2} = Open$ 20% Overdrive from V <sub>IT</sub>		8	17	μs
t <sub>SD</sub>	Startup Delay <sup>(4)</sup>	C <sub>CTR1/MR</sub> = C <sub>CTR2/MR</sub> = Open			2	ms

(1)  $C_{CTR1}$  = Reset delay channel 1,  $C_{CTR2}$  = Reset delay channel 2,  $C_{CTS1}$  = Sense delay channel 1,  $C_{CTS2}$  = Sense delay channel 2


 (2) CTR Reset detect time delay: Overvoltage active-LOW output is measure from V<sub>ITP - HYS</sub> to V<sub>OH</sub> Undervoltage active-HIGH output is measure from V<sub>ITP - HYS</sub> to V<sub>OL</sub> Overvoltage active-HIGH output is measure from V<sub>ITP - HYS</sub> to V<sub>OL</sub> Undervoltage active-HIGH output is measure from V<sub>ITP - HYS</sub> to V<sub>OL</sub>
 Undervoltage active-HIGH output is measure from V<sub>ITP + HYS</sub> to V<sub>OL</sub>
 (3) CTS Sense detect time delay:

- Active-low output is measure from V<sub>IT</sub> to V<sub>OL</sub> (or V<sub>Pullup</sub>) Active-high output is measured from V<sub>IT</sub> to V<sub>OH</sub> V<sub>IT</sub> refers to either V<sub>ITN</sub> or V<sub>ITP</sub>
- (4) During the power-on sequence, VDD must be at or above V<sub>DD (MIN)</sub> for at least t<sub>SD</sub> before the output is in the correct state based on V<sub>SENSE</sub>.

t<sub>SD</sub> time includes the propagation delay (C<sub>CTR1</sub> = C<sub>CTR2</sub> = Open). Capaicitor in C<sub>CTR1</sub> or C<sub>CTR2</sub> will add time to t<sub>SD</sub>.




# 7.7 Timing Diagrams




Lowest Absolute Limit for the Monitored Voltage Rail

图 7-1. Voltage Threshold and Hysteresis Accuracy








B. Be advised that this diagram shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t<sub>CTRx</sub>) time.

C. RESETx\_UVxx / RESETx\_UVxx is asserted when VDD goes below the UVLO(MIN) threshold after the time delay, t<sub>CTRx</sub>, is reached.

### 图 7-2. SENSEx Undervoltage (UV) Timing Diagram







A. For open-drain output option, the timing diagram assumes the RESETx\_OVOD / RESETx\_OVOD pin is connected via an external pull-up resistor to VDD.


B. Be advised that this diagram shows the VDD falling slew rate is slow or the VDD decay time is much larger than the propagation detect delay (t<sub>CTRx</sub>) time.

C. RESETx\_OVxx / RESETx\_OVxx is asserted when VDD goes below the UVLO(MIN) threshold after the time delay, t<sub>CTRx</sub>, is reached.


# 图 7-3. SENSEx Overvoltage (OV) Timing Diagram



# 7.8 Typical Characteristics




# 7.8 Typical Characteristics (continued)






# 7.8 Typical Characteristics (continued)





# 7.8 Typical Characteristics (continued)






# 8 Detailed Description

# 8.1 Overview

The TPS37 is a family of high voltage and low quiescent current reset IC with fixed threshold voltage. Voltage divider is integrated to eliminate the need for external resistors and eliminate leakage current that comes with resistor dividers. However, it can also support external resistor if required by application, the lowest threshold 800 mV (bypass internal resistor ladder) is recommenced for external resistors use case to take advantage of faster detection time and lower I<sub>SENSE</sub> current.

VDD, SENSE and RESET pins can support 65 V continuous operation; both VDD and SENSE voltage levels can be independent of each other, meaning VDD pin can be connected at 2.7 V while SENSE pins are connected to a higher voltage. One thing of note, the TPS37 does not have clamps within the device so external circuits or devices must be added to limit the voltages to the absolute max limit.

Additional features include programmable sense time delay (CTS1, CTS2) and reset delay time and manual reset (CTR1 /  $\overline{MR}$ , CTR2 /  $\overline{MR}$ ).



# 8.2 Functional Block Diagram

图 8-1. Functional Block Diagram<sup>1</sup>

<sup>1</sup> Refer to  $\ddagger$  5 for complete list of topologies and output logic combination

Copyright © 2023 Texas Instruments Incorporated



# 8.3 Feature Description

# 8.3.1 Input Voltage (VDD)

VDD operating voltage ranges from 2.7 V to 65 V. An input supply capacitor is not required for this device; however, if the input supply is noisy good analog practice is to place a 0.1  $\mu$ F capacitor between the VDD and GND.

VDD needs to be at or above  $V_{DD(MIN)}$  for at least the start-up time delay ( $t_{SD}$ ) for the device to be fully functional.

VDD voltage is independent of  $V_{\text{SENSE}}$  and  $V_{\text{RESET}}$ , meaning that VDD can be higher or lower than the other pins.

### 8.3.1.1 Undervoltage Lockout (V<sub>POR</sub> < V<sub>DD</sub> < UVLO)

When the voltage on VDD is less than the UVLO voltage, but greater than the power-on reset voltage ( $V_{POR}$ ), the output pins will be in reset, regardless of the voltage at SENSE pins.

### 8.3.1.2 Power-On Reset (V<sub>DD</sub> < V<sub>POR</sub>)

When the voltage on VDD is lower than the power on reset voltage ( $V_{POR}$ ), the output signal is undefined and is not to be relied upon for proper device function.




图 8-2. Power Cycle (SENSE Outside of Nominal voltage)<sup>2</sup>

<sup>&</sup>lt;sup>2</sup> Figure assumes an external pull-up resistor is connected to the reset pin via VDD






图 8-3. Power Cycle (SENSE Within Nominal voltage) <sup>3</sup>

<sup>&</sup>lt;sup>3</sup> Figure assumes an external pull-up resistor is connected to the reset pin via VDD



## 8.3.2 SENSE


The TPS37 high voltage family integrates two voltage comparators, a precision reference voltage and trimmed resistor divider. This configuration optimizes device accuracy because all resistor tolerances are accounted for in the accuracy and performance specifications. Device also has built-in hysteresis that provides noise immunity and ensures stable operation.

Channels are independent of each other, meaning that SENSE1 and SENSE2 and respective outputs can be connected to different voltage rails.

Although not required in most cases, for noisy applications good analog design practice is to place a 10 nF to 100 nF bypass capacitor at the SENSEx inputs in order to reduce sensitivity to transient voltages on the monitored signal. SENSE1 and SENSE2 pins can be connected directly to VDD pin.

#### 8.3.2.1 SENSE Hysteresis

Built-in hysteresis to avoid erroneous output reset release. The hysteresis is opposite to the threshold voltage; for overvoltage options the hysteresis is subtracted from the positive threshold ( $V_{ITP}$ ), for undervoltage options hysteresis is added to the negative threshold ( $V_{ITN}$ ).





	TARGET	DEVICE ACTUAL HYSTERESIS OPTION	
DETECT THRESHOLD	TOPOLOGY	RELEASE VOLTAGE (V)	DEVICE ACTUAL HTSTERESIS OF HON
18.0 V	Overvoltage	17.5 V	-3%
18.0 V	Overvoltage	16.0 V	-11%
17.0 V	Overvoltage	16.5 V	-3%
16.0 V	Overvoltage	15.0 V	-6%
15.0 V	Overvoltage	14.0 V	-7%
6.0 V	Undervoltage	6.5 V	0.5 V
5.5 V	Undervoltage	6 V	0.5 V
8 V	Undervoltage	9 V	1 V
5 V	Undervoltage	7.5 V	2.5 V

#### 表 8-1. Common Hysteresis Lookup Table

表 8-1 shows a sample of hysteresis and voltage options for the TPS37. For threshold voltages ranging from 2.7 V to 8 V, one option is to select a fixed hysteresis value ranging from 0.5 V to 2.5 V in increments of 0.5 V. Additionally, a second option can be selected where the hysteresis value is a percentage of the threshold voltage. The percentage of voltage hysteresis ranges from 2% to 13%.

Knowing the amount of hysteresis voltage, the release voltage for the undervoltage (UV) channel is  $(V_{\text{ITN}(UV)} + V_{\text{HYS}})$  and for the overvoltage (OV) channel is  $(V_{\text{ITP}(OV)} - V_{\text{HYS}})$ . For a visual understanding of the UV and OV release voltage, see SENSEx Undervoltage (UV) Timing Diagram and SENSEx Overvoltage (OV) Timing Diagram. The accuracy of the release voltage, or stated in the  $\ddagger$  7.5 as *Hysteresis Accuracy* is ±1.5%. Expanding what is shown in  $\ddagger$  8-1, below are a few voltage hysteresis examples that include the hysteresis accuracy:

Undervoltage (UV) Channel

V<sub>ITN</sub> = 0.8 V

Voltage Hysteresis (V<sub>HYS</sub>) = 5% = 40 mV

Hysteresis Accuracy =  $\pm 1.5\%$  = 39.4 mV or 40.6 mV

Release Voltage =  $V_{ITN}$  +  $V_{HYS}$  = 839.4 mV to 840.6 mV

Overvoltage (OV) Channel

 $V_{ITP} = 8 V$ 

Voltage Hysteresis ( $V_{HYS}$ ) = 2 V

Hysteresis Accuracy = ±1.5% = 1.97 V or 2.03 V

Release Voltage =  $V_{ITP}$  -  $V_{HYS}$  = 5.97 V to 6.03 V



### 8.3.3 Output Logic Configurations

TPS37 has two channels with separate sense pins and reset pins that can be configured independently of each other. Channel 1 is available as Open-Drain and Push-Pull while channel 2 is only available as Open-Drain topology.

The available output logic configuration combinations are shown in  $\frac{1}{8}$  8-2.

DESCRIPTION	NOMENCLATURE	VALUE			
GPN	TPS37 (+ topology)	CHANNEL 1	CHANNEL 2		
Topology (OV and UV only)	TPS37A	OV OD L	UV OD L		
both channels are either OV or	TPS37B	OV PP H	UV OD L		
UV = Undervoltage	TPS37C	OV OD L	UV OD H		
OV = Overvoltage	TPS37D	OV PP H	UV OD H		
• PP = Push-Pull	TPS37E	OV OD H	UV OD H		
• OD = Open-Drain	TPS37F	OV OD H	UV OD L		
L = Active low	TPS37G	OV PP L	UV OD H		
H = Active high	TPS37H	OV PP L	UV OD L		

### 表 8-2. TPS37 Output Logic

# 8.3.3.1 Open-Drain

Open-drain output requires an external pull-up resistor to hold the voltage high to the required voltage logic. Connect the pull-up resistor to the proper voltage rail to enable the output to be connected to other devices at the correct interface voltage levels.

To select the right pull-up resistor consider system  $V_{OH}$  and the ( $I_{lkg}$ ) current provided in the electrical characteristics, high resistors values will have a higher voltage drop affecting the output voltage high. The open-drain output can be connected as a wired-AND logic with other open-drain signals such as another TPS37 open-drain output pin.

### 8.3.3.2 Push-Pull

Push-Pull output does not require an external resistor since is the output is internally pulled-up to VDD during  $V_{OH}$  condition and output will be connected to GND during  $V_{OH}$  condition.

#### 8.3.3.3 Active-High (RESET)

RESET (active-high), denoted with no bar above the pin label. RESET remains low ( $V_{OL}$ , deasserted) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (V<sub>ITN</sub>).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V<sub>ITP</sub>).

### 8.3.3.4 Active-Low (RESET)

**RESET** (active low) denoted with a bar above the pin label. **RESET** remains high voltage ( $V_{OH}$ , deasserted) (open-drain variant  $V_{OH}$  is measured against the pullup voltage) as long as sense voltage is in normal operation within the threshold boundaries and VDD voltage is above UVLO. To assert a reset sense pins needs to meet the condition below:

- For undervoltage variant the SENSE voltage need to cross the lower boundary (VITN).
- For overvoltage variant the SENSE voltage needs to cross the upper boundary (V<sub>ITP</sub>).



#### 8.3.4 User-Programmable Reset Time Delay

TPS37 has adjustable reset release time delay with external capacitors. Channel timing are independent of each other.

- A capacitor in CTR1 / MR program the reset time delay of Output 1.
- A capacitor in CTR2 / MR program the reset time delay of Output 2.
- No capacitor on these pins gives the fastest reset delay time indicated in the  $\ddagger$  7.6.

#### 8.3.4.1 Reset Time Delay Configuration

The time delay ( $t_{CTR}$ ) can be programmed by connecting a capacitor between CTR1 pin and GND, CTR2 for channel 2. In this section CTRx represent either channel 1 or channel 2.

The relationship between external capacitor C<sub>CTRx EXT (typ)</sub> and the time delay t<sub>CTRx (typ)</sub> is given by 方程式 1.

t<sub>CTRx (typ)</sub> = -In (0.28) x R<sub>CTRx (typ)</sub> x C<sub>CTRx\_EXT (typ)</sub> + t<sub>CTRx (no cap)</sub>

(1)

 $R_{CTRx (typ)}$  = is in kilo ohms (kOhms)

 $C_{CTRx EXT (typ)}$  = is given in microfarads (  $\mu$  F)

 $t_{CTRx (typ)}$  = is the reset time delay (ms)

The reset delay varies according to three variables: the external capacitor ( $C_{CTRx\_EXT}$ ), CTR pin internal resistance ( $R_{CTRx}$ ) provided in  $\ddagger$  7.5, and a constant. The minimum and maximum variance due to the constant is show in 5程式 2 and 5程式 3:

$$t_{\text{CTRx}(\min)} = -\ln(0.31) \times R_{\text{CTRx}(\min)} \times C_{\text{CTRx}_{\text{EXT}(\min)}} + t_{\text{CTRx}(\operatorname{no} \operatorname{cap}(\min))}$$
(2)

$$t_{\text{CTRx (max)}} = -\ln(0.25) \times R_{\text{CTRx (max)}} \times C_{\text{CTRx}_{\text{EXT (max)}}} + t_{\text{CTRx (no cap (max))}}$$
(3)

The recommended maximum reset delay capacitor for the TPS37 is limited to 10  $\mu$  F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.

When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or duration of the voltage fault needs to be greater than 5% of the programmed reset time delay.



#### 8.3.5 User-Programmable Sense Delay

TPS37 has adjustable sense release time delay with external capacitors. Channel timing are independent of each other. Sense delay is used as a de-glitcher or ignoring known transients.

- A capacitor in CTS1 program the excursion detection on SENSE1.
- · A capacitor in CTS2 program the excursion detection on SENSE2.
- No capacitor on these pins gives the fastest detection time indicated in the  $\ddagger$  7.6.

#### 8.3.5.1 Sense Time Delay Configuration

The time delay ( $t_{CTS}$ ) can be programmed by connecting a capacitor between CTS1 pin and GND, CTS2 for channel 2. In this section CTSx represent either channel 1 or channel 2.R

The relationship between external capacitor C<sub>CTSx EXT (typ)</sub> and the time delay t<sub>CTSx (typ)</sub> is given by 方程式 4.

 $t_{\text{CTSx (typ)}} = -\ln (0.28) \times R_{\text{CTSx (typ)}} \times C_{\text{CTSx}\_\text{EXT (typ)}} + t_{\text{CTSx (no cap)}}$ 

(4)

R<sub>CTSx</sub> = is in kilo ohms (kOhms)

 $C_{CTSX EXT}$  = is given in microfarads (  $\mu$  F)

 $t_{CTSx}$  = is the sense time delay (ms)

The sense delay varies according to three variables: the external capacitor ( $C_{CTSx\_EXT}$ ), CTS pin internal resistance ( $R_{CTSx}$ ) provided in  $\ddagger$  7.5, and a constant. The minimum and maximum variance due to the constant is show in 5 Reg 3 and 5 Reg 4.

$$t_{\text{CTSx}(\min)} = -\ln(0.31) \times R_{\text{CTSx}(\min)} \times C_{\text{CTSx}_{\text{EXT}(\min)}} + t_{\text{CTSx}(\operatorname{no cap}(\min))}$$
(5)

$$t_{\text{CTSx}(\text{max})} = -\ln(0.25) \times R_{\text{CTSx}(\text{max})} \times C_{\text{CTSx}(\text{EXT}(\text{max}))} + t_{\text{CTSx}(\text{no cap}(\text{max}))}$$
(6)

The recommended maximum sense delay capacitor for the TPS37 is limited to 10  $\mu$  F as this ensures enough time for the capacitor to fully discharge when a voltage fault occurs. Also, having a too large of a capacitor value can cause very slow charge up (rise times) and system noise can cause the the internal circuit to trip earlier or later near the threshold. This leads to variation in time delay where it can make the delay accuracy worse in the presence of system noise.


When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before the delay capacitor discharges completely, the delay will be shorter than expected. The capacitor will begin charging from a voltage above zero and resulting in shorter than expected time delay. A larger delay capacitor can be used so long as the capacitor has enough time between fault events to fully discharge during the duration of the voltage fault. To ensure the capacitor is fully discharged, the time period or time duration between fault events needs to be greater than 10% of the programmed sense time delay.



#### 8.3.6 Manual RESET (CTR1 / MR) and (CTR2 / MR) Input

The manual reset input allows a processor or other logic circuits to initiate a reset. In this section  $\overline{MR}$  is a generic reference to (CTR1 /  $\overline{MR}$ ) and (CTR2 /  $\overline{MR}$ ). A logic low on  $\overline{MR}$  causes  $\overline{RESET1}$  to assert on reset output. After  $\overline{MR}$  is left floating,  $\overline{RESET1}$  will release the reset if the voltage at SENSE1 pin is at nominal voltage.  $\overline{MR}$  should not be driven high, this pin should be left floating or connected to a capacitor to GND, this pin can be left unconnected if is not used.

If the logic driving the MR cannot tri-state (floating and GND) then a logic-level FET should be used as illustrated in 8 8-8.



### 图 8-9. Manual Reset Timing Diagram

#### 表 8-3. MR Functional Table

MR	SENSE ON NOMINAL VOLTAGE	RESET STATUS
Low	Yes	Reset asserted
Floating	Yes	Fast reset release when SENSE voltage goes back to nominal voltage
Capacitor	Yes	Programmable reset time delay
High	Yes	NOT Recommended



# 9 Device Functional Modes

表 9-1. Undervoltage Detect Functional Mode Truth Table

	S	ENSE			OUTPUT <sup>(2)</sup> (RESET PIN)	
DESCRIPTION	PREVIOUS CONDITION	CURRENT CONDITION	CTR <sup>(1)</sup> / MR PIN	VDD PIN		
Normal Operation	SENSE > V <sub>ITN(UV)</sub>	SENSE > V <sub>ITN(UV)</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Undervoltage Detection	SENSE > V <sub>ITN(UV)</sub>	SENSE < V <sub>ITN(UV)</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low	
Undervoltage Detection	SENSE < V <sub>ITN(UV)</sub>	SENSE > V <sub>ITN(UV)</sub> Open or capacito connected		$V_{DD} > V_{DD(MIN)}$	Low	
Normal Operation	SENSE < V <sub>ITN(UV)</sub>	SENSE > V <sub>ITN(UV)</sub> + HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High	
Manual Reset	SENSE > V <sub>ITN(UV)</sub>	SENSE > V <sub>ITN(UV)</sub>	Low	$V_{DD} > V_{DD(MIN)}$	Low	
UVLO Engaged	SENSE > V <sub>ITN(UV)</sub>	SENSE > V <sub>ITN(UV)</sub>	Open or capacitor connected	$V_{POR} < V_{DD} < V_{DD(MIN)}$	Low	
Below V <sub>POR</sub> , Undefined Output	SENSE > V <sub>ITN(UV)</sub>	SENSE > V <sub>ITN(UV)</sub>	Open or capacitor connected	V <sub>DD</sub> < V <sub>POR</sub>	Undefined	

(1) Reset time delay is ignored in the truth table.

(2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.

#### 表 9-2. Overvoltage Detect Functional Mode Truth Table

	S	ENSE	CTR <sup>(1)</sup> / MR PIN		OUTPUT (2)					
DESCRIPTION	PREVIOUS CONDITION	CURRENT CONDITION		VDD PIN	(RESET PIN)					
Normal Operation	SENSE < V <sub>ITN(OV)</sub>	SENSE < V <sub>ITN(OV)</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High					
Overvoltage Detection	SENSE < V <sub>ITN(OV)</sub>	SENSE > V <sub>ITN(OV)</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low					
Overvoltage Detection	SENSE > V <sub>ITN(OV)</sub>	SENSE < V <sub>ITN(OV)</sub>	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	Low					
Normal Operation	SENSE > V <sub>ITN(OV)</sub>	SENSE < V <sub>ITN(OV)</sub> - HYS	Open or capacitor connected	$V_{DD} > V_{DD(MIN)}$	High					
Manual Reset	SENSE < V <sub>ITN(OV)</sub>	SENSE < V <sub>ITN(OV)</sub>	Low	$V_{DD} > V_{DD(MIN)}$	Low					
UVLO Engaged	SENSE < V <sub>ITN(OV)</sub>	SENSE < V <sub>ITN(OV)</sub>	Open or capacitor connected	V <sub>POR</sub> < V <sub>DD</sub> < UVLO	Low					
Below V <sub>POR</sub> , Undefined Output	SENSE < V <sub>ITN(OV)</sub>	SENSE < V <sub>ITN(OV)</sub>	Open or capacitor connected	V <sub>DD</sub> < V <sub>POR</sub>	Undefined					

(1) Reset time delay is ignored in the truth table.

(2) Open-drain active low output requires an external pull-up resistor to a pull-up voltage.



# **10 Application and Implementation**

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## **10.1 Adjustable Voltage Thresholds**

方程式 7 illustrates an example of how to adjust the voltage threshold with external resistor dividers. The resistors can be calculated depending on the desired voltage threshold and device part number. TI recommends using the 0.8 V voltage threshold device when using an adjustable voltage variant. This variant bypasses the internal resistor ladder.

For example, consider a 12 V rail being monitored V<sub>MON</sub> for undervoltage (UV) using channel 2 of the TPS37A010122DSKR variant. Using 方程式 7 and shown in 图 10-1, R<sub>1</sub> is the top resistor of the resistor divider that is between V<sub>MON</sub> and V<sub>SENSE2</sub>, R<sub>2</sub> is the bottom resistor that is between V<sub>SENSE2</sub> and GND, V<sub>MON</sub> is the voltage rail that is being monitored and V<sub>SENSE2</sub> is the input threshold voltage. The monitored UV threshold, denoted as V<sub>MON</sub>, where the device will assert a reset signal occurs when V<sub>SENSE2</sub> = V<sub>IT-(UV)</sub> or, for this example, V<sub>MON</sub> = 10.8V which is 90% from 12 V. Using 方程式 7 and assuming R<sub>2</sub> = 10k  $\Omega$ , R<sub>1</sub> can be calculated shown in 方程式 8 where I<sub>R1</sub> is represented in 方程式 9:

$$V_{SENSE2} = V_{MON-} \times (R_2 \div (R_1 + R_2))$$
(7)

$$R_1 = (V_{MON-} - V_{SENSE2}) \div I_{R1}$$
(8)


$$I_{R1} = I_{R2} = V_{SENSE2} \div R_2 \tag{9}$$

Substituting  $\overline{\beta}$ 程式 9 into  $\overline{\beta}$ 程式 8 and solving for R<sub>1</sub> in  $\overline{\beta}$ 程式 7, R<sub>1</sub> = 125k  $\Omega$ . The TPS37A010122DSKR is typically meant to monitor a 0.8 V rail with ±2% voltage threshold hysteresis. For the reset signal to become deasserted, V<sub>MON</sub> would need to go above V<sub>IT-</sub> + V<sub>HYS</sub>. For this example, V<sub>MON</sub> = 11.016 V when the reset signal becomes deasserted.

There are inaccuracies that must be taken into consideration while adjusting voltage thresholds. Aside from the tolerance of the resistor divider, there is an internal resistance of the SENSE pin that may affect the accuracy of the resistor divider. Although expected to be very high impedance, users are recommended to calculate the values for the design specifications. The internal SENSE resistance  $R_{SENSE}$  can be calculated by the SENSE voltage  $V_{SENSE}$  divided by the SENSE current  $I_{SENSE}$  as shown in  $\overline{5723}$  11.  $V_{SENSE}$  can be calculated using  $\overline{5723}$  7 depending on the resistor divider and monitored voltage.  $I_{SENSE}$  can be calculated using  $\overline{5723}$  10.

$$I_{\text{SENSE}} = [(V_{\text{MON}} - V_{\text{SENSE}}) \div R_1] - (V_{\text{SENSE}} \div R_2)$$
(10)

 $R_{SENSE} = V_{SENSE} \div I_{SENSE}$ 



(11)

### 图 10-1. Adjustable Voltage Threshold with External Resistor Dividers



#### **10.1.1 Application Curves**




图 10-3. Undervoltage Recovery Waveform


# **10.2 Application Information**

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

#### **10.2.1 Typical Application**

#### 10.2.1.1 Design 1: High Voltage - Fast AC Signal Monitoring For Power Fault Detection

In many industrial and factory automation applications, there are multiple power rails that power various subsystems within the application. Some of these power rails include 24 / 48 VAC AC sources with a known operating frequency that requires a full-bridge rectifier and capacitors to convert its signal to a DC voltage where it can be monitored by a voltage supervisor. One drawback with the described conversion is the response time of the DC voltage when the AC power rail experiences a change of operating frequency or voltage amplitude. Due to the output filter of the full-bridge rectifier, the detection in the change of voltage or operating frequency may require several AC cycles before the voltage supervisor outputs a fault condition. The direct monitoring of the AC source by using a "Resistive-Drop" supply topology circuit provides the user a fast transient fault detection. In this design example, the TPS37A is being highlighted with the ability to offer a unique "window operating" solution by monitoring the output of the AC source for over or undervoltage operation.



\* The circuit solution is not isolated and one must take into account when planning to use in high power systems.

#### 图 10-4. Sensing an AC Signal for Power Fault Detection

#### 10.2.1.1.1 Design Requirements

This design requires voltage supervision on an AC, with a known operating frequency, power supply rail. The overvoltage fault sensing is achieved by monitoring the DC output of a full bridge rectifier while the undervoltage fault is detected by inputting a half wave signal and its voltage frequency and magnitude are being monitored. The target output of this TPS37A application is for 5 V reset logic.

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT
Power Rail Voltage Supervision	Monitor 24 VAC 800 Hz power supply for undervoltage and overvoltage conditions. Trigger undervoltage fault at 5 V and overvoltage fault at 24 V.	TPS37A provides voltage monitoring with 1.5% max accuracy with adjustable/non-adjustable variations.
Maximum Input Voltage	Operate with power supply input up to 34 V.	The TPS37A can support a VDD of up to 65 V.
Output logic voltage	Open-Drain Output Topology	An open-drain output is recommended to provide the a 5 V reset signal.
SENSE Delay when a fault is detected	RESET delay of at least 0.625 ms which is the time between half wave cycles	C <sub>CTS2</sub> = 5.6 nF sets 717 μs delay
Voltage Monitor Accuracy	Maximum voltage monitor accuracy of 1.5%.	The TPS37A has 1.5% maximum voltage monitor accuracy.

#### 10.2.1.1.2 Detailed Design Procedure

The main advantage of this unique application is being able to monitor a single AC source with a known operating frequency AC source rail. Because the TPS37A is an over and undervoltage detector with delay



function, detecting faults either from a change of operating frequency range or voltage amplitude of the AC source is achievable.

4 Ilustrates an example of how the TPS37A is monitoring an AC source. Input to SENSE1 of TPS37A is monitoring a full wave rectifier DC signal. The DC signal is the result from the rectification of the 24 VAC source and monitors the AC source for overvoltage events due to a change of voltage amplitude or an increase to operating frequency. Input to SENSE2 of TPS37A will monitor the AC source by using a "resistive-drop" supply topology circuit. The unique circuit resistively divides the AC voltage signal and provides only the positive half wave 10-5 into SENSE2 input. The half wave signal does not go through any output filter and hence any change to the AC voltage or operating frequency can be rapidly detected. Knowing the operating frequency of the AC source and converting to the time domain, the TPS37A SENSE2 delay can be programmed, by the capacitor on CTS2 pin, to equal or be greater than one-half of the operating period (the frequency of the half wave rectification signal) or the half cycle shown in 🛛 10-5. When the half wave voltage amplitude falls below the SENSE2 threshold voltage, the SENSE2 time delay counter begins to increment. If the next half wave voltage amplitude exceeds the SENSE2 threshold voltage, the SENSE2 time delay counter will reset and the TPS37A RESET2 pin will indicate no fault was detected. Conversely, if the voltage amplitude of the half wave does not reach the SENSE2 threshold voltage within the programmed time delay of  $t_{CTS}$ , a fault will occur. Also, a fault can occur if the operating frequency from the AC source decreases, resulting in lower AC voltage amplitude at the programmed time delay t<sub>CTS</sub>.




图 10-5. Design 2 Timing Diagram

The TPS37A, with its ability of having a wide VDD range from 2.7 V to 65 V and under and overvoltage detection, offers a unique "window operating" AC power rail monitoring solution. Combining SENSE delay feature with the "resistive-drop" supply circuitry, detecting an undervoltage event on the half cycle of the AC power rail provides a fast power fault response. Likewise, the TPS37A provides an overvoltage monitoring and SENSE delay fault detection for the same AC power rail. With under and overvoltage supervision of the AC power rail, applications needing a specific operating DC range to protect its subsystems is achieve through TPS37A. Good design practice recommends using a 0.1-µF capacitor on the VDD pin and this capacitance may need to increase if using an adjustable version with a resistor divider.

Note that this design solution is not isolated and one must take into account when planning to use in high power systems.



### **10.3 Power Supply Recommendations**

These devices are designed to operate from an input supply with a voltage range between 1.4 V ( $V_{POR}$ ) to 65 V (max operation). Good analog design practice recommends placing a minimum 0.1  $\mu$ F ceramic capacitor as near as possible to the VDD pin.

#### 10.3.1 Power Dissipation and Device Operation

The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air.

The maximum continuous allowable power dissipation for the device in a given package can be calculated using 方程式 12:

$$P_{D-MAX} = ((T_{J-MAX} - T_A) / R_{\theta JA})$$
(12)

The actual power being dissipated in the device can be represented by 方程式 13:

$P_D = V_{DD} \times I_{DD} + p_{RESET}$	(13)
--	------

p<sub>RESET</sub> is calculated by 方程式 14 or 方程式 15

$$p_{\text{RESET}(\text{PUSHPULL})} = \text{VDD} - \text{V}_{\text{RESET}} \times \text{I}_{\text{RESET}}$$
(14)

 $p_{\text{RESET (OPEN-DRAIN)}} = V_{\text{RESET}} \times I_{\text{RESET}}$ 

方程式 12 and 方程式 13 establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application.

In applications where lower power dissipation (P<sub>D</sub>) and/or excellent package thermal resistance (R  $_{\theta JA}$ ) is present, the maximum ambient temperature (T<sub>A-MAX</sub>) may be increased.

In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature ( $T_{A-MAX}$ ) may have to be de-rated.  $T_{A-MAX}$  is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP}$  = 125°C), the maximum allowable power dissipation in the device package in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $R_{\theta,JA}$ ), as given by 方程式 16:

$$T_{A-MAX} = (T_{J-MAX-OP} - (R_{\theta}_{JA} \times P_{D-MAX}))$$

#### 10.4 Layout

#### 10.4.1 Layout Guidelines

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a greater than 0.1 μF ceramic capacitor as near as possible to the VDD pin.
- To further improve the noise immunity on the SENSEx pins, placing a 10 nF to 100 nF capacitor between the SENSEx pins and GND can reduce the sensitivity to transient voltages on the monitored signal.
- If a capacitor is used on CTS1, CTS2, CTR1, or CTR2, place these components as close as possible to the respective pins. If the capacitor adjustable pins are left unconnected, make sure to minimize the amount of parasitic capacitance on the pins to less than 5 pF.
- For open-drain variants, place the pull-up resistors on RESET1 and RESET2 pins as close to the pins as possible.
- When laying out metal traces, separate high voltage traces from low voltage traces as much as possible. If high and low voltage traces need to run close by, spacing between traces should be greater than 20 mils

(16)

(15)



(0.5 mm).

• Do not have high voltage metal pads or traces closer than 20 mils (0.5 mm) to the low voltage metal pads or traces.

#### 10.4.2 Layout Example

The DSK layout example in 图 10-6 shows how the TPS37 is laid out on a printed circuit board (PCB) with userdefined delays.





图 10-6. TPS37 DSK Package Recommended Layout



The DYY layout example in 🛽 10-7 shows how the TPS37 is laid out on a printed circuit board (PCB) with user-defined delays.



• Vias used to connect pins for application-specific connections

#### 图 10-7. TPS37 DYY Package Recommended Layout

#### 10.4.3 Creepage Distance

Per IEC 60664 Creepage is the shortest distance between two conductive parts or as shown in ⊠ 10-8 the distance between high voltage conductive parts and grounded parts, the floating conductive part is ignored and subtracted from the total distance.




图 10-8. Creepage Distance

10-8 details:

- A = Left pins (high voltage)
- B = Central pad (not internally connected, can be left floating or connected to GND)
- C = Right pins (low voltage)
- Creepage distance = a + b



# **11 Device and Documentation Support**

# **11.1 Device Nomenclature**

 $\ddagger$  5 shows how to decode the function of the device based on its part number

 $\frac{11-1}{1}$  shows TPS37 possible voltage options per channel. Contact TI sales representatives or on TI's E2E forum for details and availability of other options; minimum order quantities apply.

	100 mV	STEPS		400 mV	STEPS	500 mV	STEPS	1 V S	TEPS
NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS	NOMEN- CLATURE	VOLTAGE OPTIONS
01	800 mV (divider bypass)	70	7.0 V	A0	10.4 V	D0	20.5 V	F0	31.0 V
27	2.7 V	71	7.1 V	A1	10.8 V	D1	21.0 V	F1	32.0 V
28	2.8 V	72	7.2 V	A2	11.2 V	D2	21.5 V	F2	33.0 V
29	2.9 V	73	7.3 V	A3	11.6 V	D3	22.0 V	F3	34.0 V
30	3.0 V	74	7.4 V	A4	12.0 V	D4	22.5 V	F4	35.0 V
31	3.1 V	75	7.5 V	A5	12.4 V	D5	23.0 V	F5	36.0 V
32	3.2 V	76	7.6 V	A6	12.8 V	D6	23.5 V		
33	3.3 V	77	7.7 V	A7	13.2 V	D7	24.0 V		
34	3.4 V	78	7.8 V	A8	13.6 V	D8	24.5 V		
35	3.5 V	79	7.9 V	A9	14.0 V	D9	25.0 V		
36	3.6 V	80	8.0 V	B0	14.4 V	E0	25.5 V		
37	3.7 V	81	8.1 V	B1	14.8 V	E1	26.0 V		
38	3.8 V	82	8.2 V	B2	15.2 V	E2	26.5 V		
39	3.9 V	83	8.3 V	B3	15.6 V	E3	27.0 V		
40	4.0 V	84	8.4 V	B4	16.0 V	E4	27.5 V		
41	4.1 V	85	8.5 V	B5	16.4 V	E5	28.0 V		
42	4.2 V	86	8.6 V	B6	16.8 V	E6	28.5 V		
43	4.3 V	87	8.7 V	B7	17.2 V	E7	29.0 V		
44	4.4 V	88	8.8 V	B8	17.6 V	E8	29.5 V		
45	4.5 V	89	8.9 V	B9	18.0 V	E9	30.0 V		
46	4.6 V	90	9.0 V	C0	18.4 V				
47	4.7 V	91	9.1 V	C1	18.8 V				
48	4.8 V	92	9.2 V	C2	19.2 V				
49	4.9 V	93	9.3 V	C3	19.6 V				
50	5.0 V	94	9.4 V	C4	20.0 V				
51	5.1 V	95	9.5 V						
52	5.2 V	96	9.6 V						
53	5.3 V	97	9.7 V						
54	5.4 V	98	9.8 V						
55	5.5 V	99	9.9 V						
56	5.6 V	00	10.0 V						
57	5.7 V								
58	5.8 V								
59	5.9 V								
60	6.0 V								



#### 表 11-1. Voltage Options (continued)

	100 mV STEPS			400 mV STEPS		500 mV STEPS		1 V STEPS	
NOMEN- CLATURE	VOLTAGE OPTIONS								
61	6.1 V								
62	6.2 V								
63	6.3 V								
64	6.4 V								
65	6.5 V								
66	6.6 V								
67	6.7 V								
68	6.8 V								
69	6.9 V								

# 11.2 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

# 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

#### 11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



# **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS37A010122DSKR	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2KAL
TPS37A010122DSKR.A	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2KAL
TPS37B010122DSKR	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K8L
TPS37B010122DSKR.A	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K8L
TPS37E010122DSKR	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	32HL
TPS37E010122DSKR.A	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	32HL
TPS37F010122DSKR	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K9L
TPS37F010122DSKR.A	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K9L
TPS37F010122DSKRG4	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K9L
TPS37F010122DSKRG4.A	Active	Production	SON (DSK)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	2K9L

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

# PACKAGE OPTION ADDENDUM

17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS37 :

• Automotive : TPS37-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects




Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS37A010122DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37B010122DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37E010122DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37F010122DSKR	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2
TPS37F010122DSKRG4	SON	DSK	10	3000	180.0	8.4	2.8	2.8	1.0	4.0	8.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Jun-2025



*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS37A010122DSKR	SON	DSK	10	3000	210.0	185.0	35.0
TPS37B010122DSKR	SON	DSK	10	3000	210.0	185.0	35.0
TPS37E010122DSKR	SON	DSK	10	3000	210.0	185.0	35.0
TPS37F010122DSKR	SON	DSK	10	3000	210.0	185.0	35.0
TPS37F010122DSKRG4	SON	DSK	10	3000	210.0	185.0	35.0


# **GENERIC PACKAGE VIEW**

# **DSK 10**

# WSON - 0.8 mm max height

2.5 x 2.5 mm, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4225304/A


# **DSK0010A**



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **DSK0010A**

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




# **DSK0010A**

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司