











TPS25810

ZHCSE73C - SEPTEMBER 2015 - REVISED JULY 2017

# TPS25810 具有负载检测功能的 USB Type-C DFP 控制器和电源开关

# 1 特性

- 兼容 USB Type-C 版本 1.2 的下行数据端口 (DFP) 控制器
- 连接器连接/断开检测
- 配置通道 (CC) STD/1.5A/3A 电流能力通告
- 超高速极性确定
- V<sub>BUS</sub> 应用和放电
- V<sub>CONN</sub> 应用于电子标记电缆
- 音频和调试附件识别
- 端口未连接时, I<sub>DDQ</sub> 的典型值为 0.7μA
- 三个输入电源选项
  - IN1: USB 充电电源
  - IN2: V<sub>CONN</sub> 电源
  - AUX: 器件电源
- 电源唤醒可保证系统冬眠 (S4) 和关闭 (S5) 功耗状态下的低功耗
- 34mΩ(典型值)高侧金属氧化物半导体场效应晶体管 (MOSFET)
- 1.7/3.4A I<sub>Limit</sub> (±7.1%) 可编程
- 端口功率管理可实现多端口的功率资源优化
- 封装: 20 引脚晶圆级四方扁平无引线 (WQFN) 封装 (3mm x 4mm) (1)
- UL列表 文件号E169910

#### 2 应用

- 笔记本中的 USB Type C 主机端口,用于休眠充电
- LCD 监视器/扩展坞和充电托板
- Type C USB 壁式充电器
- (1) CC 引脚符合 IEC-61000-4-2 标准

# 3 说明

TPS25810 是一款 USB Type-C 下行端口 (DFP) 控制器,集成了一个额定电流为 3A 的 USB 电源开关。TPS25810 监视 Type-C 配置通道 (CC) 线路,确定何时连接了 USB 设备。如果连接了上行端口 (UFP) 设备,TPS25810 将对 V<sub>BUS</sub> 供电并将可选的 V<sub>BUS</sub> 拉电流能力通过直通 CC 线通告给 UFP。如果使用电子标记电缆连接了 UFP,TPS25810 还会将 V<sub>CONN</sub> 电源施加于电缆 CC 引脚。TPS25810 还会识别何时连接了Type-C 音频或调试附件。

TPS25810 在未连接设备时的电流消耗低于 0.7uA(典型值)。未连接 UFP 时,可使用 UFP 输出禁用高功率 5V 电源,从而在 S4/S5 系统功耗状态下节省更多系统电力。在此模式下,器件能够由电压较低 (3.3V)的辅助电源 (AUX) 供电运行,该电源通常在低功耗状态 (S4/S5) 下为系统微控制器供电。


TPS25810 34mΩ 电源开关有两个可选的固定电流限值,与 Type-C 电流水平相对应。FAULT 输出会在开关处于过流或过热条件下发出信号。在所有端口不能同时提供高电流 (3A) 的环境下,LD\_DET 输出可对多个高电流 Type-C 端口的功率管理进行控制。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS25810	超薄四方扁平无引线 (WQFN) (20)	3.00mm x 4.00mm

(1) 要了解所有可用封装,请参阅数据表末尾的可订购产品附录。

# 简化电路原理图





$\rightarrow$	$\rightarrow$
н	-7-
_	`N.


1	特性1	7.4 Device Functional Modes
2	 应用	8 Application and Implementation
3	说明 1	8.1 Application Information
4	修订历史记录	8.2 Typical Applications
5	Pin Configuration and Functions	9 Power Supply Recommendations
6	Specifications4	10 Layout
•	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines
	6.2 ESD Ratings	10.2 Layout Example
	6.3 Recommended Operating Conditions 4	11 器件和文档支持 3
	6.4 Thermal Information	11.1 器件支持
	6.5 Electrical Characteristics5	11.2 文档支持
	6.6 Switching Characteristics	11.3 接收文档更新通知
	6.7 Typical Characteristics9	11.4 社区资源
7	Detailed Description 11	11.5 商标
	7.1 Overview 11	11.6 静电放电警告
	7.2 Functional Block Diagram 13	11.7 Glossary
	7.3 Feature Description	12 机械、封装和可订购信息

# 4 修订历史记录

Ch	nanges from Revision B (May 2016) to Revision C	Page
•	更改了特性:将兼容 USB Type-C 1.1 的 DFP 控制器更改为兼容 USB Type-C 1.2 的 DFP 控制器	1
•	Changed text From: Type-C spec revision 1.1 To: Type-C spec revision 1.2 in the Overview section	11
<u>.</u>	Replaced 图 15	18
Ch	nanges from Revision A (September 2015) to Revision B	Page
•	已添加 添加了脚注: CC 引脚符合 IEC-61000-4-2 标准	1
•	已更改 将特性部分中的"正接受 UL 和 CB 测试"更改为"UL 认证列名"-文件编号E169910	1
•	已更改 将简化电路原理图中的 10µF 更改为 6.8µF	1
•	Added text to REF description	3
•	Added IEC information to ESD Ratings	4
•	Changed IN2 I <sub>I</sub> parameter description in Electrical Characteristics	7
•	Changed t <sub>res</sub> to t <sub>ios</sub> in Switching Characteristics	8
•	已添加 text to Detecting a Connection section	12
•	已更改 Rp to Rds in 图 12	12
•	已更改 loss to drop in 图 14	16
•	已添加 text and 图 15 to Plug Polarity Detection	18
•	已添加 last sentence to Input and Output Capacitance	23
•	已添加 ESD Considerations to Layout Guidelines	28
•	已添加 《保护 TPS25810 免受高电压 DFP 损坏》添加到了"相关文档"	30



# 5 Pin Configuration and Functions



#### **Pin Functions**

		1	PIN FUNCTIONS
P	IN	1/0	DESCRIPTION
NAME	NUMBER	.,,	DESCRIPTION
FAULT	1	0	Fault event indicator. Open-drain logic output that asserts low to indicate current limit or thermal shutdown event due to over temperature.
IN1	2, 3	1	V <sub>BUS</sub> input supply. Internal power switch connects IN1 to OUT.
IN2	4	1	V <sub>CONN</sub> input supply. Internal power switch connects IN2 to CC1 or CC2. Short to IN1 if only one supply is used.
AUX	5	1	Auxiliary input supply. Connect to always alive system rail to use the Power Wake feature. Short to IN1 and IN2 if only one supply is used.
EN	6	ı	Enable logic input to turn the device on and off.
CHG	7	1	Charge logic input to select between standard USB (500 mA for a Type C receptacle supporting only USB 2.0 and 900 mA for Type C receptacle supporting USB 3.1) or Type-C current sourcing ability.
CHG_HI	8	1	High-charge logic input to select between 1.5-A and 3-A Type-C current sourcing capability. Valid when CHG is set to Type-C current.
REF_RTN	9	ı	Precision signal reference return. Connect to REF pin via 100-kΩ, 1% resistor.
REF	10	1	Analog input used to generate internal current reference. Connect a 1% or better, 100 ppm, 100-kΩ resistor between this pin and REF_RTN.
CC1	11	I/O	Analog input/output that connects to the Type-C receptacle CC1 pin
GND	12	-	Power ground
CC2	13	I/O	Analog input/output that connects to the Type-C receptacle CC2 pin.
OUT	14,15	0	Power switch output.
DEBUG	16	0	Open-drain logic output that asserts when a Type-C Debug accessory is identified on the CC lines.
AUDIO	17	0	Open-drain logic output that asserts when a Type-C Audio accessory is identified on the CC lines.
POL	18	0	Polarity open-drain logic output that signals which Type-C CC pin is connected to the CC line. This gives the information needed to mux the super speed lines. Asserted when the CC2 pin is connected to the CC line in cable.
UFP	19	0	Open-drain logic output that asserts when a Type-C UFP is identified on the CC lines.
LD_DET	20	0	Load-detect open-drain logic output that signals when a device set to source Type-C 3 A current is sourcing over 1.95 A nominal.
Thermal Pad	_	_	Thermal pad on bottom of package.



# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range, voltages are respect to GND (unless otherwise noted) (1)

		MIN	MAX	UNIT
Pin positive source current, I <sub>SRC</sub>	IN1, IN2, AUX, EN, CHG, CHG_HI, REF, OUT, LD_DET, FAULT, CC1, CC2, UFP, POL, AUDIO, DEBUG	-0.3	7	V
Pin voltage, V	REF_RTN		Internally connected to GND	V
Pin positive source current, I <sub>SRC</sub>	OUT, REF, CC1, CC2		Internally limited	Α
Pin voltage, V  REF_RTN	OUT (while applying VBUS)		5	Α
	CC1, CC2 (while applying V <sub>CONN</sub> )		1	Α
THE POSITIVE SHIRL CHIEFLY, ISNK	LD_DET, FAULT, UFP, POL, AUDIO, DEBUG		Internally limited	mA
Operating junction temperature, T <sub>J</sub>		-40	180	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
		Human-bo	ody model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±2000	
Lectrostatic	Charged-	device model (CDM), per JEDEC specification JESD22-C101 (3)	±500	V	
V <sub>(ESD)</sub> (1)	discharge	IEC <sup>(4)</sup>	IEC61000-4-2 contact discharge, CC1 and CC2	±8000	V
		IEC ( /	IEC61000-4-2 air discharge, CC1 and CC2	±15000	

<sup>(1)</sup> Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by assembly line electrostatic discharges into the device.

- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (4) Surges per IEC61000-402, 1999 applied between CC1/CC2 and output ground of the TPS25810EVM-745.

#### 6.3 Recommended Operating Conditions

Voltages are with respect to GND (unless otherwise noted)

			MIN	NOM MAX	UNIT
		IN1	4.5	6.5	
$V_{I}$	Supply voltage	IN2	4.5	5.5	V
		AUX	2.9	5.5	
$V_{I}$	Input voltage	EN, CHG, CHG_HI	0	5.5	V
$V_{IH}$	High-level input voltage	EN, CHG, CHG_HI	1.17		V
$V_{IL}$	Low-level voltage	EN, CHG, CHG_HI		0.63	V
V <sub>PU</sub>	Pull-up voltage	Used on LD_DET, FAULT, UFP, POL, AUDIO, DEBUG	0	5.5	V
	Decitive covers comment	OUT		3	Α
I <sub>SRC</sub>	Positive source current	CC1 or CC2 when supplying VCONN		250	mA
I <sub>SNK</sub>	Positive sink current (10 ms moving average)	LD_DET, FAULT, UFP, POL, AUDIO, DEBUG		10	mA
I <sub>SNK_PULSE</sub>	Positive repetitive pulse sink current	LD_DET, FAULT, UFP, POL, AUDIO, DEBUG		Internally Limited	mA
R <sub>REF</sub>	Reference Resistor		98	100 102	kΩ
T <sub>J</sub>	Operating junction temperature		-40	125	°C



#### 6.4 Thermal Information

		TPS25810	
	THERMAL METRIC <sup>(1)</sup>	RVC (WQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	39.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	13	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN1}} \le 6.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN2}} \le 5.5 \text{ V}$ ,  $2.9 \text{ V} \le \text{V}_{\text{AUX}} \le 5.5 \text{ V}$ ;  $\text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG}\_{\text{HI}}} = \text{V}_{\text{AUX}}$ ,  $\text{R}_{\text{REF}} = 100 \text{ k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND.  $\text{I}_{\text{OUT}}$  and  $\text{I}_{\text{OS}}$  defined positive out of the indicated pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT - PO	WER SWITCH					
		T <sub>J</sub> = 25°C, I <sub>OUT</sub> = 3 A		34	37	
R <sub>DS(on)</sub>	On resistance <sup>(1)</sup>	-40°C ≤ T <sub>J</sub> ≤ 85°C, I <sub>OUT</sub> = 3 A		34	46 mΩ	$m\Omega$
		$-40$ °C $\leq T_{J} \leq 125$ °C, $I_{OUT} = 3$ A		34	55	
I <sub>REV</sub>	OUT to IN reverse leakage current	$V_{OUT} = 6.5 \text{ V}, V_{IN1} = V_{EN} = 0 \text{ V}, \\ -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}, \\ I_{REV} \text{ is current out of IN1 pin}$		0	3	μΑ
OUT - CUI	RRENT LIMIT				,	
	(4)	$V_{CHG} = 0 \text{ V or } V_{CHG} = V_{AUX} \text{ and } V_{CHG\_HI} = 0$	1.58	1.7	1.82	
Ios	Short circuit current limit (1)	V <sub>CHG</sub> = V <sub>AUX</sub> and V <sub>CHG_HI</sub> = V <sub>AUX</sub>	3.16	3.4	3.64	A
		$R_{REF} = 10 \Omega$			7	
OUT - DIS	CHARGE					
	Discharge resistance	$V_{OUT}$ = 4 V, UFP signature removed from CC lines, time < $t_{w_{DCHG}}$	400	500	600	Ω
	Bleed discharge resistance	$V_{OUT} = 4 \text{ V}$ , No UFP signature on CC lines, time > $t_{w\_DCHG}$	100	150	250	kΩ
REF						
Vo	Output voltage		0.78	0.8	0.82	V
Ios	Short circuit current	$R_{REF} = 10 \Omega$	9.5		15.3	μΑ
FAULT						
V <sub>OL</sub>	Output low voltage	I <sub>FAULT</sub> = 1 mA			350	mV
I <sub>OFF</sub>	Off-state leakage	$V_{\overline{FAULT}} = 5.5 \text{ V}$			1	μΑ
LD_DET						
V <sub>OL</sub>	Output low voltage	I <sub>LD_DET</sub> = 1 mA			350	mV
I <sub>OFF</sub>	Off-state leakage	$V_{LD\_DET} = 5.5 \text{ V}$			1	μΑ
I <sub>TH</sub>	OUT sourcing, rising threshold current for load detect		1.8	1.95	2.1	Α
	Hysteresis <sup>(2)</sup>			125		mA

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

<sup>(2)</sup> These parameters are provided for reference only and do not constitute part of TI's published specifications for purposes of TI's product warranty.



# **Electrical Characteristics (continued)**

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN1}} \le 6.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN2}} \le 5.5 \text{ V}$ ,  $2.9 \text{ V} \le \text{V}_{\text{AUX}} \le 5.5 \text{ V}$ ;  $\text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG}\_{\text{HI}}} = \text{V}_{\text{AUX}}$ ,  $\text{R}_{\text{REF}} = 100 \text{ k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND.  $\text{I}_{\text{OUT}}$  and  $\text{I}_{\text{OS}}$  defined positive out of the indicated pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CC1/CC2 - Vc	CONN POWER SWITCH					
		$T_J = 25^{\circ}C$ , $I_{OUT} = 250 \text{ mA}$		365	420	
R <sub>DS(on)</sub>	On resistance	-40°C ≤ T <sub>J</sub> ≤ 85°C, I <sub>OUT</sub> = 250 mA		365	530	$m\Omega$
		-40°C ≤ T <sub>J</sub> ≤ 125°C, I <sub>OUT</sub> = 250 mA		365	600	
CC1/CC2 - V <sub>C</sub>	CONN POWER SWITCH - CURRENT	LIMIT			•	
	Object allowed a series (1)		300 355 410		410	
los	Short circuit current limit <sup>(1)</sup>	$R_{REF} = 10 \Omega$			800	mA
CC1/CC2 - C	ONNECT MANAGEMENT – DANGL	ING ELECTRONICALLY MARKED CABLE M	ODE			
	Sourcing current on the pass- through CC Line	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V	64	80	96	μA
I <sub>SRC</sub>	Sourcing current on the Ra CC line	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V	64	80	96	μΑ
CC1/CC2 – C	ONNECT MANAGEMENT – ACCES	SORY MODE				
	CCx Sourcing current (CC2- Audio, CC1-Debug)	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V	64	80	96	μA
I <sub>SRC</sub>	CCx Sourcing current (CC1- Audio, CC2-Debug) (2)	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V		0		μΑ
CC1/CC2 - C	ONNECT MANAGEMENT – UFP MO	DDE				
I <sub>SRC</sub>	Sourcing current with either IN1 or IN2 in UVLO	$0 \text{ V} \le V_{CCx} \le 1.5 \text{ V}$ $V_{IN1} < V_{TH\_UVLO\_IN1} \text{ or } V_{IN2} < V_{TH\_UVLO\_IN2}$	64	80	96	μΑ
		$V_{CHG} = 0 \text{ V}$ and $V_{CHG\_HI} = 0 \text{ V}$ $0 \text{ V} \le V_{CCx} \le 1.5 \text{ V}$	75	80	85	
I <sub>SRC</sub>	Sourcing current	$V_{CHG} = V_{AUX}$ and $V_{CHG\_HI} = 0 \text{ V}$ 0 V $\leq$ V <sub>CCx</sub> $\leq$ 1.5 V	170	180	190	μΑ
		$V_{CHG} = V_{AUX}$ and $V_{CHG\_HI} = V_{AUX}$ 0 V \leq V_{CCX} \leq 2.45 V	312	330	348	
UFP, POL, AL	JDIO, DEBUG					
V <sub>OL</sub>	Output low voltage	I <sub>SNK_PIN</sub> = 1 mA			250	mV
I <sub>OFF</sub>	Off-state leakage	V <sub>PIN</sub> = 5.5 V			1	μA
EN, CHG, CH	G_HI - LOGIC INPUTS				•	
$V_{TH}$	Rising threshold voltage			0.925	1.15	V
V <sub>TH</sub>	Falling threshold voltage		0.65	0.875		V
	Hysteresis (2)			50		mV
I <sub>IN</sub>	Input current	V <sub>EN</sub> = 0 V or 6.5 V	-0.5		0.5	μΑ
OVER TEMPE	ERATURE SHUT DOWN					
T <sub>TH_OTSD2</sub>	Rising threshold temperature for device shutdown		155			°C
	Hysteresis <sup>(2)</sup>		<del>.</del>	20		°C
T <sub>TH_OTSD1</sub>	Rising threshold temperature for OUT/ V <sub>CONN</sub> switch shutdown in current limit		135			°C
	Hysteresis (2)			20		°C
IN1	,	1				
V <sub>TH_UVLO_IN1</sub>	Rising threshold voltage for UVLO		3.9	4.1	4.3	V
0.120_!!11	Hysteresis (2)			100		mV
	•					



# **Electrical Characteristics (continued)**

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN1}} \le 6.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN2}} \le 5.5 \text{ V}$ ,  $2.9 \text{ V} \le \text{V}_{\text{AUX}} \le 5.5 \text{ V}$ ;  $\text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG}} = \text{V}_{\text{AUX}}$ ,  $\text{R}_{\text{REF}} = 100 \text{ k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND.  $\text{I}_{\text{OUT}}$  and  $\text{I}_{\text{OS}}$  defined positive out of the indicated pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Disabled supply current	$V_{EN} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$			1	μΑ
	Enabled supply current with CC lines open	-40°C ≤ T <sub>J</sub> ≤ 85°C			1	μΑ
l <sub>l</sub>	Enabled supply current with accessory or dangling electronically marked cable signature on CC lines				2	μΑ
	Enabled supply current with UFP attached	$V_{CHG}$ = 0 V, or $V_{CHG}$ = $V_{AUX}$ and $V_{CHG\_HI}$ = 0 V		75	100	μΑ
	diadrica			85	110	
IN2						
V <sub>TH_UVLO_IN2</sub>	Rising threshold voltage for UVLO		3.9	4.1	4.3	V
	Hysteresis <sup>(2)</sup>			100		mV
I	Disabled supply current	$V_{EN} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$			1	μΑ
	Enabled supply current with CC lines open	-40°C ≤ T <sub>J</sub> ≤ 85°C			1	μΑ
l <sub>l</sub>	Enabled supply current with accessory or dangling electronically marked cable signature on CC lines				2	μΑ
	Enabled supply current with UFP	V <sub>CHG</sub> = 0 V, 0 V ≤ V <sub>CCx</sub> ≤ 1.5 V		98	110	
I	signature on CC lines (Includes IN current that provides the CC output current to the UFP	$V_{CHG} = V_{IN}$ and $V_{CHG\_HI} = 0$ V, 0 V $\leq$ V <sub>CCx</sub> $\leq$ 1.5 V		198	215	μА
	Rd resistor)	0 V ≤ V <sub>CCx</sub> ≤ 2.45 V		348	373	
AUX						
V <sub>TH_UVLO_AUX</sub>			2.65	2.75	2.85	V
	Hysteresis <sup>(2)</sup>			100		mV
lı	Disabled supply current	$V_{EN} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$			1	μΑ
I <sub>I</sub>	Enabled internal supply current with CC lines open	-40°C ≤ T <sub>J</sub> ≤ 85°C		0.7	3	μΑ
l <sub>l</sub>	Enabled supply current with accessory or dangling active cable signature on CC lines			140	185	μΑ
l <sub>l</sub>	Enabled supply current with UFP termination on CC lines and with either IN1 or IN2 in UVLO	V <sub>IN1</sub> < V <sub>TH_UVLO_IN1</sub> or V <sub>IN2</sub> < V <sub>TH_UVLO_IN2</sub>		145	190	μΑ
I <sub>I</sub>	Enabled supply current with UFP termination on CC lines			55	82	μΑ

# 6.6 Switching Characteristics

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN1}} \le 6.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN2}} \le 5.5 \text{ V}$ ,  $2.9 \text{ V} \le \text{V}_{\text{AUX}} \le 5.5 \text{ V}$ ;  $\text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG\_HI}} = \text{V}_{\text{AUX}}$ ,  $\text{R}_{\text{REF}} = 100 \text{ k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND.  $\text{I}_{\text{OUT}}$  and  $\text{I}_{\text{OS}}$  defined positive out of the indicated pin (unless otherwise noted)

(unicoo	otherwise noted)					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT - F	POWER SWITCH					
t <sub>r</sub>	Output voltage rise time	$V_{IN1} = 5 \text{ V}, C_L = 1 \mu\text{F}, R_L = 100 \Omega$	1.2	1.8	2.5	ms
t <sub>f</sub>	Output voltage fall time	(measured from 10% to 90% of final value)	0.35	0.55	0.75	ms
t <sub>on</sub>	Output voltage turn-on time	V 5V C 4 V E D 400 C	2.5	3.5	5	ms
t <sub>off</sub>	Output voltage turn-off time	$V_{IN1} = 5 \text{ V, } C_L = 1  \mu\text{F, } R_L = 100  \Omega$	2	3	4.5	ms



# **Switching Characteristics (continued)**

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN1}} \le 6.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN2}} \le 5.5 \text{ V}$ ,  $2.9 \text{ V} \le \text{V}_{\text{AUX}} \le 5.5 \text{ V}$ ;  $\text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG\_HI}} = \text{V}_{\text{AUX}}$ ,  $\text{R}_{\text{REF}} = 100 \text{ k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND.  $\text{I}_{\text{OUT}}$  and  $\text{I}_{\text{OS}}$  defined positive out of the indicated pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT - CL	JRRENT LIMIT				<u> </u>	
t <sub>ios</sub>	Current limit response time to short circuit	$V_{IN1}$ - $V_{OUT}$ = 1 V, R <sub>L</sub> = 10 mΩ, see		1.5	4	μs
FAULT						
t <sub>DEGA</sub>	Asserting deglitch due to over current		5.5	8.2	10.7	ms
t <sub>DEGA</sub>	Asserting deglitch due to over temperature in current limit (1)			0		ms
t <sub>DEGD</sub>	De-asserting deglitch		5.5	8.2	10.7	ms
LD_DET						
t <sub>DEGA</sub>	Asserting deglitch		45	65	85	ms
t <sub>DEGD</sub>	De-asserting deglitch		1.45	2.15	2.9	S
OUT - DI	SCHARGE				·	
	R <sub>DCHG</sub> discharge time	V <sub>OUT</sub> = 1 V, time I <sub>SNK_OUT</sub> > 1 mA after UFP signature removed from CC lines	39	65	96	ms
CC1/CC2	2 - V <sub>CONN</sub> POWER SWITCH					
t <sub>r</sub>	Output voltage rise time	$V_{IN2} = 5 \text{ V}, C_L = 1 \mu\text{F}, R_L = 100 \Omega$	0.15	0.25	0.35	ms
t <sub>f</sub>	Output voltage fall time	(measured from 10% to 90% of final value)	0.18	0.22	0.26	ms
t <sub>on</sub>	Output voltage turn-on time	$V_{IN2} = 5 \text{ V, } C_{I} = 1 \mu\text{F, } R_{I} = 100 \Omega$	1	1.5	2	ms
t <sub>off</sub>	Output voltage turn-off time	$V_{IN2} = 5 \text{ V}, C_L = 1  \mu\text{F}, R_L = 100 \Omega$	0.3	0.4	0.55	ms
CC1/CC2	2 - V <sub>CONN</sub> POWER SWITCH - CURRENT	LIMIT				
t <sub>res</sub>	Current limit response time to short circuit	$V_{IN2} - V_{CONN} = 1 \text{ V, R} = 10 \text{ m}\Omega$ , see $\boxed{8}$ 1		1	3	μs
UFP, PO	L, AUDIO, DEBUG				· · · · · · · · · · · · · · · · · · ·	
t <sub>DEGR</sub>	Asserting deglitch		100	150	200	ms
t <sub>DEGF</sub>	De-asserting deglitch		7.9	12.5	17.7	ms

(1) These parameters are provided for reference only and do not constitute part of TI's published specifications for purposes of TI's product warranty.





图 1. Output Short Circuit Parameter Diagram




# 6.7 Typical Characteristics



# TEXAS INSTRUMENTS

# Typical Characteristics (接下页)





# 7 Detailed Description

#### 7.1 Overview

The TPS25810 is a highly integrated USB Type-C Downstream Facing Port (DFP) controller with built-in power switch developed for the new USB Type-C connector and cable. The part provides all functionality needed to support a USB Type C DFP in a system where USB power delivery (PD) source capabilities (for example, VBUS > 5 V) are not implemented. The device is designed to be compliant to Type-C spec revision 1.2.

# 7.1.1 USB Type C Basic

For a detailed description of the Type-C spec refer to the USB-IF website to download the latest released version. Some of the basic concepts of the Type-C spec that pertains to understanding the operation of the TPS25810 (a DFP device) are described as follows.

USB Type-C removes the need for different plug and receptacle types for host and device functionality. The Type-C receptacle replaces both Type-A and Type-B receptacle since the Type-C cable is plug-able in either direction between host and device. A host-to-device logical relationship is maintained via the configuration channel (CC). Optionally hosts and devices can be either providers or consumers of power when USB PD communication is used to swap roles.

All USB Type-C ports operate in one of below three data modes:

- Host mode: the port can only be host (provider of power)
- Device mode: the port can only be device (consumer of power)
- Dual-Role mode: the port can be either host or device

#### Port types:

- DFP (Downstream Facing Port): Host
- · UFP (Upstream Facing Port): Device
- · DRP (Dual-Role Port): Host or Device

#### Valid DFP-to-UFP connections:

- 表 1 describes valid DFP-to-UFP connections
- · Host to Host or Device to Device have no functions

#### 表 1. DFP-to-UFP Connections

	HOST-MODE PORT	DEVICE-MODE PORT	DUAL-ROLE PORT
Host-Mode Port	No Function	Works	Works
Device-Mode Port	Works	No Function	Works
Dual-Role Port	Works	Works	Works <sup>(1)</sup>

<sup>(1)</sup> This may be automatic or manually driven.

#### 7.1.2 Configuration Channel

The function of the configuration channel is to detect connections and configure the interface across the USB Type-C cables and connectors.

Functionally the Configuration Channel (CC) is used to serve the following purposes:

- Detect connect to the USB ports
- Resolve cable orientation and twist connections to establish USB data bus routing
- Establish DFP and UFP roles between two connected ports
- Discover and configure power: USB Type-C current modes or USB Power Delivery
- Discovery and configure optional Alternate and Accessory modes
- · Enhances flexibility and ease of use

Typical flow of DFP to UFP configuration is shown in ₹ 11:






图 11. Flow of DFP to UFP Configuration

#### 7.1.3 Detecting a Connection

DFPs and DRPs fulfill the role of detecting a valid connection over USB Type-C. 
☐ 12 shows a DFP to UFP connection made with Type C cable. As shown in ☐ 12, the detection concept is based on being able to detect terminations in the product which has been attached. A pull-up and pull-down termination model is used. A pull-up termination can be replaced by a current source.

- In the DFP-UFP connection the DFP monitors both CC pins for a voltage lower than the unterminated voltage.
- An UFP advertises Rd on both its CC pins (CC1 and CC2).
- A powered cable advertises Ra on only one of CC pins of the plug. Ra is used to inform the source to apply VCONN.
- An analog audio device advertises Ra on both CC pins of the plug, which identifies it as an analog audio device. VCONN is not applied on either CC pin in this case.





图 12. DFP-UFP Connection



## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Feature Description

The TPS25810 is a DFP Type C port controller with integrated power switch for VCONN and VBUS. The TPS25810 does not support BC1.2 charging modes since it does not interact with USB D+/D- data lines. It can be used in conjunction with a BC 1.2 device like the TPS2514A, to support BC1.2 and Type C charging modes in a single Type C DFP port. See the TPS25810 EVM user's guide (SLVUAI0) and *Application and Implementation* section of this data sheet for more details. The TPS25810 can be used in a USB 2.0 only or USB 3.1 port implementation. When used in a USB 3.1 port, the TPS25810 can control an external super speed MUX to handle the Type C flippable feature.



# Feature Description (接下页)

#### 7.3.1 Configuration Channel Pins CC1 and CC2

The TPS25810 has two pins, CC1 and CC2 that serve to detect an attachment to the port and resolve cable orientation. These pins are also used to establish current broadcast to a valid UFP, configure VCONN, and detect Debug or Audio Adapter Accessory attachment.

表 2 lists TPS25810 response to various attachments to its port.

#### 表 2. TPS25810 Response

			TPS25810 RESPONSE <sup>(1)</sup>							
TPS25810 TYPE C PORT	CC1	CC2	OUT	V <sub>CONN</sub> On CC1 or CC2	POL	UFP	AUDIO	DEBUG		
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z		
UFP Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z		
UFP Connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z		
Powered Cable/No UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z		
Powered Cable/No UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z		
Powered Cable/UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z		
Powered Cable/UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z		
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW		
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z		

<sup>(1)</sup> POL, UFP, AUDIO, and DEBUG are open drain outputs; pull high with 100 kΩ to AUX when used. Tie to GND or leave open when not used.

#### 7.3.2 Current Capability Advertisement and Overload Protection

The TPS25810 supports all three Type-C current advertisements as defined by the USB Type C standard. Current broadcast to a connected UFP is controlled by the CHG and CHG\_HI pins. For each broadcast level the device protects itself from a UFP that draws current in excess of the port's USB Type-C Current advertisement by setting the current limit as shown in 表 3.

表 3. USB Type-C Current Advertisement

CHG	CHG_HI	CC CAPABILITY BROADCAST	CURRENT LIMIT (typ)	LOAD DETECT THRESHOLD (typ)
0	0	STD	1.7 A	NA
0	1	STD	1.7 A	NA
1	0	1.5 A	1.7 A	NA
1	1	3 A	3.4 A	1.95 A

Under overload conditions, the internal current-limit regulator limits the output current to selected ILIM for OUT and fixed internal VCONN current limit as shown in the *Electrical Characteristics*. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ( $i_{OS}$  x RLOAD). Two possible overload conditions can occur. The first overload condition occurs when either: 1) input voltage is first applied, enable is true, and a short circuit is present (load which draws IOUT >  $i_{OS}$ ), or 2) input voltage is present and the TPS25810 is enabled into a short circuit. The output voltage is held near zero potential with respect to ground and the TPS25810 ramps the output current to  $i_{OS}$ . The TPS25810 limits the current to  $i_{OS}$  until the overload condition is removed or the device begins to thermal cycle. This is demonstrated in 24 where the device was enabled into a short, and subsequently cycles current off and on as the thermal protection engages.



The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within time  $i_{OS}$  (see  $\[ \]$  1) when the specified overload (per *Electrical Characteristics*) is applied. The response speed and shape vary with the overload level, input circuit, and rate of application. The current-limit response varies between simply settling to  $i_{OS}$  or turnoff and controlled return to  $i_{OS}$ . Similar to the previous case, the TPS25810 limits the current to  $i_{OS}$  until the overload condition is removed or the device begins to thermal cycle.

The TPS25810 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation [(VIN – VOUT)  $\times i_{OS}$ ] driving the junction temperature up. The device turns off when the junction temperature exceeds 135°C (min) while in current limit. The device remains off until the junction temperature cools 20°C and then restarts. The TPS25810 current limit profile is shown in 3 13.




图 13. Current Limit Profile

#### 7.3.3 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

#### 7.3.3.1 Device Power Pins (IN1, IN2, AUX, OUT, and GND)

The device has multiple input power pins; IN1, IN2 and AUX. IN1 is connected to OUT by the internal power FET and serves the supply for the Type-C charging current. IN2 is the supply for VCONN and ties directly between the VCONN power switch on its input and CC1 or CC2 on its output. AUX or auxiliary input supply provides power to the chip. Refer to *Functional Block Diagram*.

In the simplest implementation where multiple supplies are not available; IN1, IN2, and AUX can be tied together. However in mobile systems (battery powered) where system power savings is paramount, IN1 and IN2 can be powered by the high power DC-DC supply (>3-A capability) while AUX can be connected to the low power supply that typically powers the system uC when the system is in hibernate or sleep power state. Unlike IN1 and IN2, AUX can operate directly from a 3.3-V supply commonly used to power the uC when the system is put in low power mode. A ceramic bypass capacitor close to the device from IN/AUX to GND is recommended to alleviate bus transients.

The recommended operating voltage range for IN1/IN2 is 4.5 V to 5.5 V while AUX can be operated from 2.9 V to 5.5 V. However IN1, the high power supply, can operate up to 6.5 V. This higher input voltage affords a larger IR drop budget in systems where a long cable harness is used and results in high IR drops with 3-A charging current. Increasing IN1 beyond 5.5 V enables longer cable/board trace lengths between the device and Type C receptacle while meeting the USB spec for VBUS at connector ≥ 4.75 V.

图 14 illustrates the point. In this example IN1 is at 5 V which restricts the IR drop budget from DC-DC to connector to 250 mV.






图 14. Total IR Loss Budget

#### 7.3.3.2 FAULT Response

The FAULT pin is an open drain output that asserts (active low) when device OUT current exceeds its programmed value and the over temperature threshold is crossed (T<sub>TH\_OTSD1</sub>). Refer to the *Electrical Characteristics* for over current and temperature values. The FAULT signal remains asserted until the fault condition is removed and the device resumes normal operation. The TPS25810 is designed to eliminate false overcurrent fault reporting by using an internal deglitch circuit.

Connect FAULT with a pull-up resistor to AUX. FAULT can be left open or tied to GND when not used.

#### 7.3.3.3 Thermal Shutdown

The device has two internal over temperature shutdown thresholds,  $T_{TH\_OTSD1}$  and  $T_{TH\_OTSD2}$ , to protect the internal FET from damage and overall safety of the system.  $T_{TH\_OTSD2} > T_{TH\_OTSD1}$ . FAULT is asserted low to signal a fault condition when device temperature exceeds  $T_{TH\_OTSD1}$  and the current limit switch is disabled. However when  $T_{TH\_OTSD2}$  is exceeded all open drain outputs are left open and the device is disabled such that minimum power/heat is dissipated. The device attempts to power-up when die temperature decreases by 20°C.

#### 7.3.3.4 REF

A 100-k $\Omega$  (1% or better recommended) resistor is connected from this pin to REF\_RTN. This pin sets the reference current required to bias the internal circuitry of the device. The overload current limit tolerance and CC currents depend upon the accuracy of this resistor, using a  $\pm 1\%$  low tempco resistor, or better, yields the best current limit accuracy and overall device performance.

#### 7.3.3.5 Audio Accessory Detection

The USB Type-C spec defines an audio adapter decode state which allows implementation of an analog USB Type-C to 3.5-mm headset adapter. The TPS25810 detects an audio accessory device when both  $\underline{CC1}$  and  $\underline{CC2}$  pins sees  $V_{Ra}$  voltage (when pulled to ground by Ra resistor). The device asserts the open drain  $\overline{AUDIO}$  pin low to indicate the detection of such a device.



#### 表 4. Audio Accessory Detection

CC1	CC2	AUDIO	STATE		
Ra	Ra	Asserted (pulled low)	Audio Adapter Accessory Connected		

Platforms supporting this extension can trigger off of the  $\overline{\text{AUDIO}}$  pin to enable accessory mode circuits to support the audio function. When the Ra pull-down is removed from the CC2 pin,  $\overline{\text{AUDIO}}$  is de-asserted or pulled high. The TPS25810 monitors the CC2 pin for audio device detach. When this function is not needed (for example in a data-less port)  $\overline{\text{AUDIO}}$  can be tied to GND or left open.

#### 7.3.3.6 Debug Accessory Detection

The Type-C spec supports an optional Debug Accessory mode used for debug only and must not be used for communicating with commercial products. When the <u>TPS25810</u> detects  $V_{Rd}$  voltage on both CC1 and CC2 pins (when pulled to ground by an Rd resistor), it asserts  $\overline{DEBUG}$  low. With  $\overline{DEBUG}$  is asserted, the system can enter debug mode for factory testing or a similar functional mode.  $\overline{DEBUG}$  de-asserts or pulls high when Rd is removed from CC1. The TPS25810 monitors the CC1 pin for Debug Accessory detach.

If Debug accessory mode is not used, tie DEBUG to GND or leave it open.

#### 表 5. Debug Accessory Detection

CC1	CC2	POL	STATE
Rd	Rd	Asserted (pulled low)	Debug Accessory Mode connected

### 7.3.3.7 Plug Polarity Detection


Reversible Type-C plug orientation is reported by the  $\overline{POL}$  pin when a UFP is connected. However when no UFP is attached, POL remains de-asserted irrespective of cable plug orientation.  $\frac{1}{8}$  6 describes the  $\overline{POL}$  state based on which device CC pin detects  $V_{RD}$  from an attached UFP pull-down.

#### 表 6. Plug Polarity Detection

CC1	CC2 POL		STATE
Rd	Open	Hi-z	UFP connected
Open	Rd	Asserted (pulled low)	UFP connected with reverse plug orientation



■ 15 shows an example implementation which utilizes the POL terminal to control the SEL terminal on the HD3SS3212. The HD3SS3212 provides switching on the differential channels between Port B and Port C to Port A depending on cable orientation.



Copyright © 2016, Texas Instruments Incorporated

图 15. Example Implementation

#### 7.3.3.8 Device Enable Control

The logic enable pin controls the power switch and device supply current. The supply current is reduced to less than 1  $\mu$ A when a logic low is present on EN. The EN pin provides a convenient way to turn on or turn off the device while it is powered. The enable input threshold has hysteresis built-in. When this pin is pulled high, the device is turned on or enabled. When the device is disabled (EN pulled low) the internal FETs tied to IN1 and IN2 are disconnected, all open drain outputs are left open (Hi-Z), and the CC1/CC2 monitor block is turned off. The EN terminal should not be left floating.


#### 7.3.3.9 Load Detect


The load detect function in the device is enabled when it is set to broadcast high current  $V_{BUS}$  charging (CHG = CHG\_HI = High) on the CC pin. In this mode the device monitors the current to a UFP; if the current exceeds 1.95 A (TYP) the LD\_DET pin asserts. Since LD\_DET is an open drain output, pull it high with 100 k $\Omega$  to AUX when used; tie it to GND or leave open when not used.



#### 7.3.3.10 Power Wake

The power wake feature supported in the TPS25810 offers the mobile systems designer a way to save on system power when no UFP is attached to the Type-C port. Refer to \$\mathbb{Z}\$ 16. To enable power wake the \$UFP\$ from device #1 and #2 are tied together (each with its own 100-k\Omega pull-up) to the enable pin of a 5 V/6 A dc-dc buck converter. When no UFP is detected on both Type-C ports, the EN pin of the dc-dc is pulled high thereby disabling it. Since both TPS25810s are powered by an always-on 3.3-V LDO, turning off the IN1/IN2 supply does not affect its operation in detach state. Anytime a UFP is detected on either port, the corresponding TPS25810 UFP pin is pulled low enabling the dc-dc to provide charging current to the attached UFP. Turning off the high power dc-dc when ports are unattached saves on system power. This method can save a significant amount of power considering the TPS25810 only requires < 5  $\mu$ A when no UFP device is connected.





Copyright © 2016, Texas Instruments Incorporated

图 16. Power Wake Implementation



#### 7.3.3.11 Port Power Management (PPM)

PPM is the intelligent and dynamic allocation of power made possible with the use of the LD\_DET pin. It is for systems that have multiple charging ports but cannot power them all at their maximum charging current simultaneously.


# Goals of PPM are:

- 1. Enhances user experience since user does not have to search for high current charging port.
- 2. Lowered cost and size of power supply needed for implementing high current charging in a multi-port system.

#### 7.3.3.12 Implementing PPM in a System with Two Type-C Ports

图 17 shows PPM and power wake implemented in a system with two Type C ports both initially set to b<u>roadcast</u> high current charging (3 A, CHG and CHG\_HI pulled high via a 100 k $\Omega$  to AUX). To enable PPM tie the LD\_DET pin from TPS25810 #1 to CHG\_HI of TPS25810 #2 and vice versa as shown in 图 17. Each device independently monitors charging current drawn by its attached UFP.

IN1, IN2 are connected to a TPS54620; a 6-A synchronous step-down converter. AUX is powered by a LP2950-33; a low quiescent current 3.3-V LDO. With no UFP attached to either Type C port the TPS25810 is powered by the LP2950-33. This method saves a significant amount of power considering the TPS25810 requires less than 2 µA when no USB device is connected.



Copyright © 2016, Texas Instruments Incorporated

图 17. PPM and Power Wake Implemented

#### 7.3.3.13 PPM Operation

When no UFP is attached, or either of the two attached UFP is drawing current less than the LD\_DET threshold (1.95 A typical), the LD\_DET output for both devices is high (shown in blue in \$\bar{\mathbb{Z}}\$ 18). Now when a UFP is attached to device #1 that draws a charging current higher than the LD\_DET threshold (1.95 A), this causes LD\_DET to assert or pull-low (shown in red in \$\bar{\mathbb{Z}}\$ 18). Since the LD-DET pins of the #1 and #2 devices are connected to the other devices CHG\_HI pin, a high current detection on device #1 forces device #2 to broadcast 1.5 A or medium charging current capability on its CC pin. The Type C specification requires a UFP to monitor the CC pins continuously and adjust its current consumption (within 60 ms) to remain within the value advertised by the DFP.


■ 19 shows the case when a UFP attached to Device 1 reduces its charging current below the LD\_DET threshold, which causes LD-DET to de-assert, thereby toggling device #2 CH\_HI pin from low to high.

#### This scheme:

• Delivers a better user experience as the user does not have to worry about the maximum charging current rating of the host ports, both ports initially advertise high current charging.




Enables a smaller and lower cost power supply as the loading is controlled and never allowed to exceed 5 A.



Copyright © 2016, Texas Instruments Incorporated

图 18. 3-A USB Device Connected



Copyright © 2016, Texas Instruments Incorporated

图 19. 1.5-A USB Device Connected

#### 7.4 Device Functional Modes

The TPS25810 is a Type-C controller with integrated power switch that supports all Type-C functions in a downstream facing port. It is also used to manage current advertisement and protection to a connected UFP and active cable. The device starts its operation by monitoring the AUX bus. When VAUX exceeds the under voltage-lockout threshold, the device samples the EN pin. A high level on this pin enables the device and normal operation begins. Having successfully completed its start-up sequence, the device now actively monitors its CC1 and CC2 pins for attachment to a UFP. When a UFP is detected on either the CC1 or CC2 pin the internal MOSFET starts to turn-on after the required de-bounce time is met. The internal MOSFET starts conducting and allows current to flow from IN1 to OUT. If Ra is detected on the other CC pin (not connected to UFP), VCONN is applied to allow current to flow from IN2 to the CC pin connected to Ra. For a complete listing of various device operational modes refer to 表 2.



# 8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The TPS25810 is a Type-C DFP controller that supports all Type-C DFP required functions. The TPS25810 only applies power to  $V_{BUS}$  when it detects that a UFP is attached and removes power when it detects the UFP is detached. The device exposes its identity via its CC pin advertising its current capability based on CHG and CHG\_HI pin settings. The TPS25810 also limits its advertised current internally and provides robust protection to a fault on the system  $V_{BUS}$  power rail.

After a connection is established by the TPS25810, the device is capable of providing  $V_{CONN}$  to power circuits in the cable plug on the CC pin that is not connected to the CC wire in the cable.  $V_{CONN}$  is internally current limited and has its own supply pin IN2. Apart from providing charging current to a UFP, the TPS25810 also supports Audio and Debug accessory modes.

The following design procedure can be used to implement a full featured Type-C DFP.

注

BC 1.2 is not supported in the TPS25810. To support BC1.2 with Type-C charging modes in a single C connector, a device like a TPS2514A will need to be used.

## 8.2 Typical Applications

#### 8.2.1 Type C DFP Port Implementation without BC 1.2 Support

图 20 shows a minimal Type-C DFP implementation capable of supporting 5-V and 3-A charging.




图 20. Type-C DFP Port Implementation without BC 1.2 Support



# Typical Applications (接下页)

#### 8.2.1.1 Design Requirements

#### 8.2.1.1.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device. The actual capacitance should be optimized for the particular application. For all applications, a 0.1-µF or greater ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling.

All protection circuits such as the TPS25810 have the potential for input voltage overshoots and output voltage undershoots. Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power bus inductance and input capacitance when the IN terminal is high impedance (before turn on). Theoretically, the peak voltage is 2 times the applied. The second cause is due to the abrupt reduction of output short circuit current when the TPS25810 turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the TPS25810 output is shorted. Applications with large input inductance (for instance connecting the evaluation board to the bench power-supply through long cables) may require large input capacitance to reduce the voltage overshoot from exceeding the absolute maximum voltage of the device.

The fast current-limit speed of the TPS25810 to hard output short circuits isolate the input bus form faults. However, ceramic input capacitance in the range of 1  $\mu$ F to 22  $\mu$ F adjacent to the TPS25810 input aids in both response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted. Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the TPS25810 has abruptly reduced OUT current. Energy stored in the inductance drives the OUT voltage down and potentially negative as it discharges. An application with large output inductance (such as from a cable) benefits from use of a high-value output capacitor to control voltage undershoot.

When implementing a USB standard application, 120  $\mu$ F minimum output capacitance is required. Typically a 150- $\mu$ F electrolytic capacitor is used, which is sufficient to control voltage undershoots. Since in Type-C DFP is a cold socket when no UFP is attached, the output capacitance should be placed at the IN pin versus OUT as is used in USB Type A ports. It is also recommended to put a 10- $\mu$ F ceramic capacitor on the OUT pin for better voltage bypass.

#### 8.2.1.2 Detailed Design Procedure

The TPS25810 device supports three different input voltages based on the application. In the simplest implementation all input supplies are tied to a single voltage source as shown in 20 which is set to 5 V. However, it is recommended to set a slightly higher (100 mV to 200 mV) input voltage, when possible, to compensate for IR drop from the source to the Type C connector.


Other design considerations are listed below:

- Place at least 120 µF of bypass capacitance close to the IN pins versus OUT as Type C is a cold socket connector.
- A 10- $\mu$ F bypass capacitor is recommended placed near a Type-C receptacle  $V_{BUS}$  pin to handle load transients.
- Depending on the max current level advertisement supported by the Type-C port in the system, set CHG and CHG\_HI levels accordingly. 3 A advertisement is shown in 图 20.
- EN, CHG, and CHG\_HI pins can be tied directly to GND or VAUX without a pull-up resistor.
  - CHG and CHG\_HI can also be dynamically controlled by a μC to change the current advertisement level to the UFP.
- When an open drain output of the TPS25810 is not used, it can be left as NC or tied to GND.
- Use a 1% 100-kΩ resistor to connect between the REF and REF\_RTN pins placing it close to the device pin and isolated from switching noise on the board.

# TEXAS INSTRUMENTS


# Typical Applications (接下页)

# 8.2.1.3 Application Curves





# Typical Applications (接下页)





# Typical Applications (接下页)

#### 8.2.2 Type-C DFP Port Implementation with BC 1.2 (DCP Mode) Support

₹ 28 shows a Type-C DFP implementation capable of supporting 5 V and 3 A charging in a Type-C port that is also able to support charging of legacy devices when used with a Type C − μB cable assembly for charging phones and handheld devices equipped with μB connector.

This implementation requires the use of a TPS2514A, a USB dedicated charging port (DCP) controller with auto-detect feature to charge not only BC1.2 compliant handheld devices but also popular phones and tablets that incorporate their own propriety charging algorithm. Refer to TPS2514A specifications available at www.ti.com for more details.




图 28. Type C DFP Port Implementation with BC 1.2 (DCP Mode) Support

#### 8.2.2.1 Design Requirements

Refer to *Design Requirements* for the Design Requirements.

#### 8.2.2.2 Detailed Design Procedure

Refer to *Detailed Design Procedure* for the Detailed Design Procedure.

#### 8.2.2.3 Application Curves

Refer to Application Curves for the Application Curves.



# 9 Power Supply Recommendations

The device has three power supply inputs; IN1, which is directly connected to OUT via the power MOSFET, is tied to the VBUS pin in the Type-C receptacle. IN2 also has a current limiting switch and is MUXed either to the CC1 or CC2 pin in the Type-C receptacle depending on cable plug polarity. AUX is the chip supply. In most applications all three supplies are tied together. In a special implementation like power wake IN1/IN2 are tied to a single supply while AUX is powered by a supply that is always ON and can be as low as 2.9 V.

USB Specification Revisions 2.0 and 3.1 require VBUS voltage at the connector to be between 4.75 V to 5.5 V. Depending on layout and routing from supply to the connector the voltage droop on VBUS has to be tightly controlled. Locate the input supply close to the device. For all applications, a 10- $\mu$ F or greater ceramic bypass capacitor between OUT and GND is recommended as close to the Type-C connector of the device as possible for local noise decoupling. The power supply should be rated higher than the current limit set to avoid voltage droops during over current and short-circuit conditions.



# 10 Layout

#### 10.1 Layout Guidelines

Layout best practices as it applies to the TPS25810 are listed below.

- For all applications a 10-μF ceramic capacitor is recommended near the Type-C receptacle and another 120-μF ceramic capacitor close to IN1 pin.
  - The optimum placement of the 120-µF capacitor is closest to the IN1 and GND pins of the device.
  - Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN1 pin, and the GND pin of the IC. See 
     ■ 29 for a PCB layout example.
- High current carrying power path connections to the device should be as short as possible and should be sized to carry at least twice the full-load current.
  - Have the input and output traces as short as possible. The most common cause of voltage drop failure in USB power delivery is the resistance associated with the VBUS trace. Trace length, maximum current being supplied for normal operation, and total resistance associated with the VBUS trace must be taken into account while budgeting for voltage drop.
  - For example, a power carrying trace that supplies 3 A, at a distance of 20 inches, 0.100-in. wide, with 2-oz. copper on the outer layer will have a total resistance of approximately 0.046  $\Omega$  and voltage drop of 0.14 V. The same trace at 0.050-in.-wide will have a total resistance of approximately 0.09  $\Omega$  and voltage drop of 0.28 V.
  - Make power traces as wide as possible.
- The resistor attached to the REF pin of the device has several requirements:
  - It is recommended to use a 1% 100-k $\Omega$  low tempco resistor.
  - It should be connected to pins REF and REF\_RTN (pin 9 and pin 10 respectively).

  - The trace routing between the REF and REF\_RTN pins of the device should be as short as possible to reduce parasitic effects on current limit and current advertisement accuracy. These traces should not have any coupling to switching signals on the board.
- Locate all TPS25810 pull-up resistors for open-drain outputs close to their connection pin. Pull up resistors should be 100 k $\Omega$ .
  - When a particular open drain output is not used/needed in the system leave the associated pin open or tied to GND.
- Keep the CC lines close to the same length.
- Thermal Considerations:
  - When properly mounted, the thermal pad package provides significantly greater cooling ability than an ordinary package. To operate at rated power, the thermal pad must be soldered to the board GND plane directly under the device. The thermal pad is at GND potential and can be connected using multiple vias to inner layer GND. Other planes, such as the bottom side of the circuit board can be used to increase heat sinking in higher current applications. Refer to Technical Briefs: PowerPad™ Thermally Enhanced Package (TI literature Number SLMA002) and PowerPAD™ Made Easy (TI Literature Number SLMA004) or more information on using this thermal pad package.
  - The thermal via land pattern specific to the TPS25810 can be downloaded from the device web page at www.ti.com.
  - Obtaining acceptable performance with alternate layout schemes is possible; however the layout example
    in the following section has been shown to produce good results and is intended as a guideline.
- ESD Considerations
  - TPS25810 has built in ESD protection for CC1 and CC2. Keep trace length to a minimum from the type-C receptacle to the TPS25810 on CC1 and CC2.
  - 10-uF output cap should be placed near Type-C receptacle
  - Refer to the TPS25810EVM-745 Evaluation Module for an example of a double layer board that passes IEC61000-4-2 testing
  - Do not create stubs or test points on the CC lines. Keep the traces short if possible and use minimal via along the traces (1-2 inches or less).
  - Refer to ESD Protection Layout Guide for additional information (TI Literature Number SLVA680)



# Layout Guidelines (接下页)

- Have a dedicated ground plane layer if possible to avoid differential voltage buildup

# 10.2 Layout Example



O Via to Bottom Layer Signal Ground Plane




图 29. Layout Example



#### 11 器件和文档支持

## 11.1 器件支持

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 文档支持

#### 11.2.1 相关文档

《PowerPad™ 耐热增强型封装》(TI 文献编号: SLMA002)

《PowerPAD™ 速成》(TI 文献编号: SLMA004)

《TPS25810EVM-745 用户指南》(文献编号: SLVUA0)

《TPS25810 高压 DFP 保护》(文献编号: SLVA751)

# 11.3 接收文档更新通知

要接收文档更新通知,请导航至德州仪器 Tl.com.cn 上的器件产品文件夹。请单击右上角的通知我 进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

## 11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参阅左侧的导航栏。

17-Jun-2025 www.ti.com

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS25810RVCR	Active	Production	WQFN (RVC)   20	3000   LARGE T&R	Yes	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	25810
TPS25810RVCR.A	Active	Production	WQFN (RVC)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25810
TPS25810RVCR.B	Active	Production	WQFN (RVC)   20	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25810
TPS25810RVCT	Active	Production	WQFN (RVC)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25810
TPS25810RVCT.A	Active	Production	WQFN (RVC)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25810
TPS25810RVCT.B	Active	Production	WQFN (RVC)   20	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	25810
TPS25810RVCTG4	Active	Production	WQFN (RVC)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25810
TPS25810RVCTG4.A	Active	Production	WQFN (RVC)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25810
TPS25810RVCTG4.B	Active	Production	WQFN (RVC)   20	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	25810

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS25810:

Automotive: TPS25810-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25810RVCR	WQFN	RVC	20	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1
TPS25810RVCR	WQFN	RVC	20	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1
TPS25810RVCT	WQFN	RVC	20	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1
TPS25810RVCT	WQFN	RVC	20	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1
TPS25810RVCTG4	WQFN	RVC	20	250	180.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1




www.ti.com 18-Jun-2025



#### \*All dimensions are nominal

7th difficilisions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25810RVCR	WQFN	RVC	20	3000	367.0	367.0	35.0
TPS25810RVCR	WQFN	RVC	20	3000	346.0	346.0	33.0
TPS25810RVCT	WQFN	RVC	20	250	210.0	185.0	35.0
TPS25810RVCT	WQFN	RVC	20	250	210.0	185.0	35.0
TPS25810RVCTG4	WQFN	RVC	20	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209819/B





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司