Sample &

Buy







# TPS22993 四通道负载开关,具有通用输入输出 (GPIO) 和 I<sup>2</sup>C 控制功能

#### 1 特性

- 输入电压: 1.0V 至 3.6V
- 低导通状态电阻 (V<sub>BIAS</sub> = 7.2V)
  - V<sub>IN</sub> = 3.3V 时,R<sub>ON</sub> = 15m $\Omega$
  - V<sub>IN</sub> = 1.8V 时,R<sub>ON</sub> = 15m $\Omega$
  - V<sub>IN</sub> = 1.5V 时,R<sub>ON</sub> = 15m $\Omega$
  - V<sub>IN</sub> = 1.05V 时,R<sub>ON</sub> = 15mΩ
- VBIAS 电压范围: 4.5V 至 17.2V
  - 适合于 2S/3S/4S 锂离子电池拓扑结构
- 每通道 1.2A 最大持续电流
- 静态电流
  - 单通道 < 9µA
  - 全部四个通道 < 17µA</li>
- 关断电流(全部四个通道) < 6µA
- 四个 1.2V 兼容 GPIO 控制输入
- I<sup>2</sup>C 配置 (每通道)
  - 开/关控制
  - 可编程转换率控制(5个选项)
  - 可编程接通延迟(4个选项)
  - 可编程输出放电(4个选项)
- I<sup>2</sup>C SwitchALL™ 用于多通道/多芯片控制的命令
- 四方扁平无引线 (QFN)-20 封装, 3mm x 3mm, 高 度 0.75mm

#### 2 应用范围

- Ultrabook™
- 超薄个人电脑

Tools &

Software

- 笔记本电脑
- 平板电脑
- 服务器
- 一体机

#### 3 说明

TPS22993 是一款多通道、低 R<sub>ON</sub> 负载开关,此开关 具有用户可编程特性。 此器件包含四个可在 1.0V 至 3.6V 的输入电压范围内运行的 N 通道金属氧化物半导 体场效应晶体管 (MOSFET)。 此开关可由  $I^2C$  控制, 从而使其非常适合与具有有限 GPIO 数量的处理器一 同使用。 TPS22993 器件的上升时间受到内部控制以 避免涌入电流。 TPS22993 具有五个可编程转换率选 项、四个接通延迟选项和四个快速输出放电 (QOD) 电 阻选项。


此器件的通道可由 GPIO 或 I<sup>2</sup>C 控制。 缺省运行模式 为通过 ONx 端子的 GPIO 控制。  $I^2C$  从地址端子可接 至高电平或低电平,以分配7个唯一的器件地址。

TPS22993 采用节省空间的 RLW 封装(焊球间距 0.4mm), 并可在 -40°C 至 85°C 的自然通风温度范 围内运行。

器件信息

订货编号	封装	封装尺寸
TPS22993PRLWR	超薄四方扁平无引线 (WQFN) (20)	3mm x 3mm

#### 简化电路原理图





# 目录

1	特性 1	8 Parametric Measurement Information	14
2	应用范围 1	9 Detailed Description	15
3	说明1	9.1 Block Diagram	15
4	简化电路原理图1	9.2 Register Map	16
5	修订历史记录 2	10 Application and Implementation	18
6	Terminal Configuration and Functions3	10.1 Application Information	18
7	Specifications4	10.2 Typical Applications	23
•	7.1 Recommended Operating Conditions	11 Layout	
	7.2 Absolute Maximum Ratings	11.1 Board Layout	29
	7.3 Handling Ratings	12 器件和文档支持	31
	7.4 Thermal Information	12.1 Trademarks	31
	7.5 Electrical Characteristics 6	12.2 Electrostatic Discharge Caution	31
	7.6 Switching Characteristics8	12.3 Glossary	31
	7.7 Typical Characteristics9	13 机械封装和可订购信息	31

## 5 修订历史记录


Cł	nanges from Original (No	vember 2013) to Revision A	Page
•	已将文档修改为完整版。		1



#### **Device Comparison Table**

TPS22993					
R <sub>ON</sub> TYPICAL AT 3.3 V (V <sub>BIAS</sub> = 7.2V)	15 mΩ				
RISE TIME <sup>(1)</sup>	Programmable				
ON DELAY (1)	Programmable				
QUICK OUTPUT DISCHARGE(1)(2)	Programmable				
MAXIMUM OUTPUT CURRENT (per channel)	1.2 A				
GPIO ENABLE	Active High				
OPERATING TEMP	−40°C to 85°C				

## **Terminal Configuration and Functions**



20-RLW (3mm x 3mm x 0.75mm)

20-RLW (3mm x 3mm x 0.75mm)

See Application Information section.

This feature discharges output of the switch to GND through an internal resistor, preventing the output from floating. See Application information section.



#### **Terminal Functions**

Terminal			DECORPORTION
NO.	NAME	1/0	DESCRIPTION
NC	NO CONNECT	-	Attached terminal to PCB. Leave the terminals floating or tie to GND.
1	VOUT2	0	Channel 2 output.
2	VIN2	_	Channel 2 input.
3	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this terminal is 5.2V to 14V. See Application Information section.
4	VIN1	-	Channel 1 input.
5	VOUT1	0	Channel 1 output.
6	ADD1	_	Device address terminal. Tie high or low. See Application Information section.
7	ON4	_	Active high channel 4 control input. Do not leave floating.
8	ON3	_	Active high channel 3 control input. Do not leave floating.
9	ON2	-	Active high channel 2 control input. Do not leave floating.
10	ON1	_	Active high channel 1 control input. Do not leave floating.
11	VOUT4	0	Channel 4 output.
12	VIN4	_	Channel 4 input.
13	GND	-	Device ground.
14	VIN3	_	Channel 3 input.
15	VOUT3	0	Channel 3 output.
16	ADD2	_	Device address terminal. Tie high or low. See Application Information section.
17	SCL	1	Serial clock input.
18	VDD	I	I <sup>2</sup> C device supply input. Tie this terminal to the I <sup>2</sup> C SCL/SDA pull-up voltage. See Application Information section.
19	SDA	I/O	Serial data input/output.
20	ADD3	I	Device address terminal. Tie high or low. See Application Information section.

# 7 Specifications

## 7.1 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{INx}$	Input voltage for VIN1, VIN2, VIN3, VIN4	1.0	3.6	٧
$V_{BIAS}$	Supply voltage for VBIAS	4.5	17.2	٧
$V_{DD}$	Supply voltage for VDD	1.62	3.6	٧
$V_{ADDx}$	Input voltage for ADD1, ADD2, ADD3	0	3.6	٧
$V_{ONx}$	Input voltage for ON1, ON2, ON3, ON4	0	5	٧
$V_{OUTx}$	Output voltage for VOUT1, VOUT2, VOUT3, VOUT4	0	$V_{INx}$	٧
C <sub>INx</sub>	Input capacitor on VIN1, VIN2, VIN3, VIN4	1 (1)		μF

(1) Refer to application section.



### 7.2 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		VALUE		UNIT <sup>(2)</sup>
		WALUE           MIN         MAX           -0.3         4           -0.3         20           -0.3         4           -0.3         4           -0.3         6           1.2         85	UNITY	
V <sub>INx</sub>	Input voltage for VIN1, VIN2, VIN3, VIN4	-0.3	4	V
V <sub>BIAS</sub>	Supply voltage for VBIAS	-0.3	20	V
V <sub>OUTx</sub>	Output voltage for VOUT1, VOUT2, VOUT3, VOUT4	-0.3	4	V
$V_{DD}, V_{SCL}, \\ V_{SDA}, V_{ADDx}$	Input voltage for VDD, SCL, SDA, ADD1, ADD2, ADD3	-0.3	4	V
V <sub>ONx</sub>	Input voltage for ON1, ON2, ON3, ON4	-0.3	6	V
I <sub>MAX</sub>	Maximum continuous switch current per channel		1.2	Α
T <sub>A</sub>	Operating free-air temperature (3)	-40	85	°C
TJ	Maximum junction temperature	125	125	°C
T <sub>LEAD</sub>	Maximum lead temperature (10-s soldering time)		300	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### 7.3 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature		-65	150	°C
ESD <sup>(1)</sup>		Human-Body Model (HBM) <sup>(2)</sup>		2000	V
ESD(1)	Electrostatic discharge protection	Charged-Device Model (CDM) <sup>(3)</sup>		500	V

Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

#### 7.4 Thermal Information

		TPS22993	
	THERMAL METRIC <sup>(1)(2)</sup>	RLW (20 TERMINALS)	UNIT
$\Theta_{JA}$	Junction-to-ambient thermal resistance	58	
Θ <sub>JC(top)</sub>	Junction-to-case(top) thermal resistance	24	
$\Theta_{JB}$	Junction-to-board thermal resistance	10	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	0.7	*C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	10	
Θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	N/A	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(3)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [TA(max)] is dependent on the maximum operating junction temperature [T<sub>J(max)</sub>], the maximum power dissipation of the device in the application [PD(max)], and the junction-to-ambient thermal resistance of the part/package in the application (<sub>θJA</sub>), as given by the following equation: T<sub>A(max)</sub> = T<sub>J(max)</sub> – (θ<sub>JA</sub> × P<sub>D(max)</sub>)

<sup>(2)</sup> Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

<sup>(3)</sup> Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.



#### 7.5 Electrical Characteristics

The specification applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  (Full) (unless otherwise noted). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .  $V_{BIAS} = 7.2\text{V}$  (unless otherwise noted).

	PARAMETER		5	TA	MIN TYP	MAX	UNIT	
POWER SUF	PPLIES CURRENTS AND LEAKA	GES						
			V <sub>BIAS</sub> = 4.5V		14.8	26		
					14.9	26		
	Outcome augreent for V/DIAC	CURRENTS AND LEAKAGES   Communication   Comm				28		
	(all four channels)		30	μA				
	,					30		
						30		
I <sub>Q, VBIAS</sub>						15		
						15		
	Quiescent current for VBIAS			Full		16	μΑ	
	(single charile)					16		
						16		
						16		
	0		$V_{DD} = 1.8V$	F	0.6	2		
I <sub>Q, VDD</sub>	Quiescent current for VDD		V <sub>DD</sub> = 3.6V	Full	1.2	2	μA	
	Average dynamic current for		$V_{DD} = 1.8V$			20		
I <sub>DYN, VDD</sub>	VDD during I <sup>2</sup> C communication		V <sub>DD</sub> = 3.6V	Full		35	μA	
	Average dynamic current for VBIAS (all four channels) during I <sup>2</sup> C communication		V <sub>BIAS</sub> = 5.2V			85	μА	
		$V_{IN1,2,3,4} = V_{ON1,2,3,4} = 3.6V,$	$V_{BIAS} = 7.2V$	T [		85		
				Full		85		
						85		
I <sub>DYN, VBIAS</sub>	Average dynamic current for VBIAS (single channel) during I <sup>2</sup> C communication					75		
		$I_{OUT1,2,3,4} = 0A,$				75		
				Full		75	μΑ	
						75		
I <sub>SD, VBIAS</sub>	Shutdown current for VBIAS			Full	5.7	13	μA	
	(an rour charmers)							
I <sub>SD, VDD</sub>	Shutdown current for VDD		_	Full	1.2	2	μΑ	
			$V_{INx} = 3.3V$		0.009	4		
ı	Shutdown current for VINV	V - 0V V - 0V V - 3 6V	$V_{INx} = 1.8V$	Eull	0.006	3	μΑ	
I <sub>SD, VINx</sub>	Shutdown current for vilva	$v_{ONx} = \sigma v$ , $v_{OUTx} = \sigma v$ , $v_{DD} = 3.6v$	$V_{INx} = 1.5V$	Full	0.006	3		
			$V_{INx} = 1.05V$		0.006	2.5		
I <sub>ONx</sub>	Leakage current for ONx	V <sub>ONx</sub> = 5V		Full	0.01	0.1	μA	
I <sub>ADDx</sub>	Leakage current for ADDx	$V_{ADDx} = 3.6V$		Full	0.01	0.2	μΑ	
I <sub>SCL</sub>	Leakage current for SCL			Full	0.01	0.2	μA	
I <sub>SDA</sub>	Leakage current for SDA			Full	0.01	0.2	μA	
	E CHARACTERISTICS	337						
			\/ = 3.3\/	25°C	15	20	mO.	
			V <sub>IN</sub> = 3.3 V	Full		22	mΩ	
				25°C	15	20		
			$V_{IN} = 2.5V$	Full		22	mΩ	
_				25°C	15	20	_	
R <sub>ON</sub>	On-state resistance	$V_{BIAS} = 7.2V, I_{OUT} = -200mA$	$V_{IN} = 1.8V$			22	mΩ	
					15	20		
			$V_{IN} = 1.5V$		10	22	$m\Omega$	
				25°C	15	20		
			V <sub>IN</sub> = 1.05V	200	10	20	mΩ	



## **Electrical Characteristics (continued)**

The specification applies over the operating ambient temperature  $-40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$  (Full) (unless otherwise noted). Typical values are for  $T_{A} = 25^{\circ}\text{C}$ .  $V_{BIAS} = 7.2\text{V}$  (unless otherwise noted).

	PARAMETER	TEST CONDITION	ONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
			\/ 2.2\/	25°C		18	25	O
			$V_{IN} = 3.3V$	Full			28	mΩ
			0.51/	25°C		16	22	0
			<sub>VIN</sub> = 2.5V	Full			25 28	mΩ
В	On atata registance	V 5 2V 1 200 m A	\/ 4.9\/	25°C		15	20	O
R <sub>ON</sub>	On-state resistance	$V_{BIAS} = 5.2V, I_{OUT} = -200mA$	V <sub>IN</sub> = 1.8V	Full			23	mΩ
			\/ 4.5\/	25°C		15	20	O
			V <sub>IN</sub> = 1.5V	Full			22	mΩ
			V <sub>IN</sub> = 1.05V	25°C		15	20	mΩ
			V <sub>IN</sub> = 1.05V	Full			22	11122
		$V_{IN} = 3.3V, V_{ON} = 0V, I_{OUT} = 1mA$	, QOD[1:0] = 00	25°C		110		
		$V_{IN} = 3.3V, V_{ON} = 0V, I_{OUT} = 1 \text{mA}$	, QOD[1:0] = 01	25°C		483		
R <sub>PD</sub>	Output pulldown resistance	$V_{IN} = 3.3V, V_{ON} = 0V, I_{OUT} = 1mA$	, QOD[1:0] = 10	25°C		949		Ω
		$V_{IN} = 3.3V$ , $V_{ON} = 0V$ , $I_{OUT} = 1mA$ , $QOD[1:0] = 11$				No QOD		
THRESHOLD	CHARACTERISTICS			"	Į.			
V <sub>IH, ADDx</sub>	High-level input voltage for ADDx			Full	0.7×V <sub>DD</sub>		$V_{DD}$	V
V <sub>IL, ADDx</sub>	Low-level input voltage for ADDx			Full	0		0.3×V <sub>DD</sub>	V
V <sub>IH, ONx</sub>	High-level input voltage for ONx			Full	1.05		5	V
V <sub>IL, ONx</sub>	Low-level input voltage for ONx			Full	0		0.4	٧
		V <sub>BIAS</sub> = 5.2V				130		
		V <sub>BIAS</sub> = 7.2V		- "		130		.,
V <sub>HYS, ONx</sub>	Hysteresis for ONx	$V_{BIAS} = 10.8V$		Full		130		mV
		V <sub>BIAS</sub> = 12.6V				130		Ī
I <sup>2</sup> C CHARAC	TERISTICS						'	
f <sub>SCL</sub> (1)	Clock frequency			Full			1	MHz
t <sub>SU, SDA</sub> (1)	Setup time for SDA	f <sub>SCL</sub> = 1MHz (fast mode plus)		Full	50			ns
t <sub>HD, SDA</sub> (1)	Hold time for SDA			Full	0			ns
I <sub>OL, SDA</sub>	SDA output low current	$V_{OL,SDA} = 0.4V$		25°C		8		mA
V <sub>IH, SDA</sub>	High-level input voltage for SDA			Full	0.7×V <sub>DD</sub>		$V_{DD}$	٧
V <sub>IH, SCL</sub>	High-level input voltage for SCL			Full	0.7×V <sub>DD</sub>		$V_{DD}$	V
V <sub>IL, SDA</sub>	Low-level input voltage for SDA			Full	0		0.3×V <sub>DD</sub>	V
V <sub>IL, SCL</sub>	Low-level input voltage for SCL			Full	0		0.3×V <sub>DD</sub>	V

<sup>(1)</sup> Parameter verified by design.




## 7.6 Switching Characteristics

Values below are typical values at  $T_A = 25$  °C.  $V_{BIAS} = 7.2$ V (unless otherwise noted).


PARAMETER		TEST CONDITION			VIN V	OLTAGE		UNIT
	PARAMETER	TEST CONDITIO	N	3.3V	1.8V	1.5V	1.05V	UNII
			Slew rate[4:2] = 000	11	11	11	11	
		$V_{BIAS} = 7.2V$ ,	Slew rate[4:2] = 001	247	181	167	146	
t <sub>ON</sub>	VOUTx turn-on time	$R_L=10\Omega$ , $C_L=0.1\mu F$ , $QOD[1:0] = 10$ ,	Slew rate[4:2] = 010	416	302	279	243	μs
		ON-delay[6:5] = 00	Slew rate[4:2] = 011	761	549	505	438	
			Slew rate[4:2] = 100	1481	1066	980	848	
t <sub>OFF</sub>	VOUTx turn-off time	$V_{BIAS} = 7.2V, R_L=10\Omega, C_L=0.1\mu F, QOD[1:0]$	= 10, ON-delay[6:5] = 00	2	2	2	2	μs
	VOUTx rise time	$V_{BIAS} = 7.2V, R_L=10\Omega, C_L=0.1\mu F,$ QOD[1:0] = 10, ON-delay[6:5] = 00	Slew rate[4:2] = 000	2	1.1	1	0.8	μs
			Slew rate[4:2] = 001	307	203	180	147	
$t_R$			Slew rate[4:2] = 010	527	346	307	248	
			Slew rate[4:2] = 011	970	638	566	459	
			Slew rate[4:2] = 100	1898	1245	1105	888	
$t_{F}$	VOUTx fall time	$V_{BIAS} = 7.2V, R_L=10\Omega, C_L=0.1\mu F, QOD[1:0]$	= 10, ON-delay[6:5] = 00	2	2	2	2	μs
			ON delay[4:2] = 00	11	11	11	11	
	VOLITA ON HALAMAN	$V_{BIAS} = 7.2V, R_{L} = 10\Omega, C_{L} = 0.1 \mu F,$	ON delay[4:2] = 01	102	104	105	106	μs
t <sub>D</sub>	VOUTx ON delay time	QOD[1:0] = 10, Slew rate[6:5] = 000	ON delay[4:2] = 10	324	332	334	338	
				923	946	953	965	1



## 7.7 Typical Characteristics











#### **Typical Characteristics (continued)**










#### **Typical Characteristics (continued)**






Figure 29. Channel 1 powered up via GPIO control, and control is switched over to I<sup>2</sup>C control without any glitches on VOUT.






Figure 30. Enabling channel 1 across two TPS22993 devices with the SwitchALL  $^{\rm TM}$  command.

## **8 Parametric Measurement Information**



#### TEST CIRCUIT




(A) Rise and fall times of the control signal is 100ns.
(B) All switching measurements are done using GPIO control only.

Figure 31. Test Circuit and  $t_{\text{ON}}/t_{\text{OFF}}$  Waveforms



## 9 Detailed Description

#### 9.1 Block Diagram





#### 9.2 Register Map

#### Configuration registers (default register values shown below)

Channel 1 configuration register (Address: 01h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	ON-D	ELAY	SLEW RATE		QUICK OUTPUT DISCHARGE		
DEFAULT	X	0	0	0	1	1	1	0

Channel 2 configuration register (Address: 02h)

BIT	В7	B6	B5	B4	В3	B2	B1	В0	
DESCRIPTION	X	ON-D	ELAY	SLEW RATE				QUICK OUTPUT DISCHARGE	
DEFAULT	Χ	0	0	0	1	1	1	0	

Channel 3 configuration register (Address: 03h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	ON-D	ELAY	SLEW RATE			QUICK ( DISCH	OUTPUT IARGE
DEFAULT	Χ	0	0	0	1	1	1	0

Channel 4 configuration register (Address: 04h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	ON-D	ELAY	SLEW RATE			QUICK OUTPUT DISCHARGE	
DEFAULT	X	0	0	0	1	1	1	0

#### Control register (default register values shown below)

Control register (Address: 05h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO/I <sup>2</sup> C ch	ENABLE CH	ENABLE CH	ENABLE CH	ENABLE CH			
DEFAULT	0	0	0	0	0	0	0	0

#### Mode registers (default register values shown below)

Mode1 (Address: 06h)

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	X	Х	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode2 (Address: 07h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	Х	Х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	Χ	X	X	X	0	0	0	0

Mode3 (Address: 08h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	Х	Х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0



Mode4 (Address: 09h)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	Х	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	Χ	X	Χ	X	0	0	0	0

Mode5 (Address: 0Ah)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	Х	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode6 (Address: 0Bh)

BIT	В7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	Х	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode7 (Address: 0Ch)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	Х	Х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode8 (Address: 0Dh)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	X	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode9 (Address: 0Eh)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	Х	х	Х	х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode10 (Address: 0Fh)

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	X	X	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode11 (Address: 10h)

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	X	х	X	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

Mode12 (Address: 11h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	х	х	х	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	X	X	X	0	0	0	0

#### 10 Application and Implementation

#### 10.1 Application Information

#### 10.1.1 I<sup>2</sup>C Control

When power is applied to VBIAS, the device comes up in its default mode of GPIO operation where the channel outputs can be controlled solely via the ON terminals. At any time, if SDA and SCL are present and valid, the device can be configured to be controlled via I<sup>2</sup>C (if in GPIO control) or GPIO (if in I<sup>2</sup>C control).

The control register (address **05h**) can be configured for GPIO or I<sup>2</sup>C enable on a per channel basis.

#### 10.1.1.1 Operating Frequency

The TPS22993 is designed to be compatible with fast-mode plus and operate up to 1MHz clock frequency for bus communication. The device is also compatible with standard-mode (100kHz) and fast-mode (400kHz). This device can reside on the same bus as high-speed mode (3.4MHz) devices, but the device is not designed to respond to I<sup>2</sup>C commands for frequencies greater than 1MHz. See table below for characteristics of the fast-mode plus, fast-mode, and standard-mode bus speeds.

Table 1. I<sup>2</sup>C Interface Timing Requirements<sup>(1)</sup>


	PARAMETER	STANI MOI I <sup>2</sup> C E	DE	FAST MO I <sup>2</sup> C BU		FAST MC PLUS (FI I <sup>2</sup> C BU	VI+)	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency	0	100	0	400	0	1000	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time	4		0.6		0.26		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		1.3		0.5		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time		50		50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial data setup time	250		100		50		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial data hold time	0		0		0		ns
t <sub>icr</sub>	I2C input rise time		1000	20	300		120	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between Stop and Start	4.7		1.3		0.5		μs
t <sub>sts</sub>	I <sup>2</sup> C Start or repeater Start condition setup time	4.7		0.6		0.26		μs
t <sub>sth</sub>	I <sup>2</sup> C Start or repeater Start condition hold time	4		0.6		0.26		μs
t <sub>sps</sub>	I <sup>2</sup> C Stop condition setup time	4		0.6		0.26		μs
t <sub>vd(data)</sub>	Valid data time; SCL low to SDA output valid		3.45	0.3	0.9		0.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low		3.45	0.3	0.9		0.45	μs


<sup>(1)</sup> over operating free-air temperature range (unless otherwise noted)



#### 10.1.1.2 SDA/SCL Terminal Configuration

The SDA and SCL terminals of the device operate use an open-drain configuration, and therefore, need pull up resistors to communicate on the  $I^2C$  bus. The graph below shows recommended values for max pullup resistors ( $R_p$ ) and bus capacitances ( $C_b$ ) to ensure proper bus communications. The SDA and SCL terminals should be pulled up to VDD through an appropriately sized  $R_p$  based on the graphs below.





- (1) Standard-mode
- (2) Fast-mode
- (3) Fast-mode Plus

- (1) Fast-mode and Standard-mode
- (2) Fast-mode Plus

#### 10.1.1.3 Address (ADDx) Terminal Configuration

The TPS22993 can be configured with an unique I<sup>2</sup>C slave addresses by using the ADDx terminals. There are 3 ADDx terminals that can be tied high to VDD or low to GND (independent of each other) to get up to 7 different slave addresses. The ADDx terminals should be tied to GND if the I<sup>2</sup>C functionality of the device is not to be used. External pull-up resistors for the ADDx are optional as the ADDx inputs are high impedance. The following table shows the ADDx terminal tie-offs with their associated slave addresses (assuming an eight bit word, where the LSB is the read/write bit and the device address bits are the 7 MSB bits):

Hex Address	ADD3	ADD2	ADD1
E0/E1	GND	GND	GND
E2/E3	GND	GND	VDD
E4/E5	GND	VDD	GND
E6/E7	GND	VDD	VDD
E8/E9	VDD	GND	GND
EA/EB	VDD	GND	VDD
EC/ED	VDD	VDD	GND
EE		d unique device ad	

#### 10.1.2 GPIO Control

There are four ON terminals to enable/disable the four channels. Each ON terminal controls the state of the switch by default upon power up. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON terminal is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2V or higher voltage GPIO.

#### 10.1.3 On-Delay Control

Using the I<sup>2</sup>C interface, the configuration register for each channel can be set for different ON delays for power sequencing. The options for delay are as follows:

00 = 11µs delay (default register value)

 $01 = 105\mu s delay$ 

 $10 = 330 \mu s delay$ 

 $11 = 950\mu s delay$ 



#### 10.1.4 Slew Rate Control

Using the I<sup>2</sup>C interface, the configuration register for each channel can be set for different slew rates for inrush current control and power sequencing. The options for slew rate are as follows:

 $000 = 1 \mu s/V$ 

 $001 = 150 \mu s/V$ 

 $010 = 250 \mu s/V$ 

011 = 460µs/V (default register value)

 $100 = 890 \mu s/V$ 

101 = invalid slew rate

110 = invalid slew rate

111 = reserved

#### 10.1.5 Quick Output Discharge (QOD) Control

Using the  $I^2C$  interface, the configuration register for each channel can be set for different output discharge resistors. The options for QOD are as follows:

 $00 = 110\Omega$ 

 $01 = 490\Omega$ 

 $10 = 951\Omega$  (default register value)

11 = No QOD (high impedance)

#### 10.1.6 Mode Registers

Using the I²C interface, the mode registers can be programmed to the desired on/off status for each channel. The contents of these registers are copied over to the control registers when a SwitchALL™ command is issued, allowing all channels of the device to transition to their desired output states synchronously. See the I²C Protocol section and the Application Scenario section for more information on how to use the mode registers in conjunction with the SwitchALL™ command.

#### 10.1.7 SwitchALL™ Command

I<sup>2</sup>C controlled channels can respond to a common slave address. This feature allows multiple load switches on the same I<sup>2</sup>C bus to respond simultaneously. The SwitchALL™ address is **EEh**. During a SwitchALL™ command, the lower four bits (bits 0 through 3) of the mode register is copied to the lower four bits (bits 0 through 3) of the control register. The mode register to be invoked is referenced in the body of the SwitchALL™ command. The structure of the SwitchALL™ command is as follows (as shown in Figure 32): <start><SwitchALL™ addr><mode addr><stop>. See the I<sup>2</sup>C Protocol section and the Application Scenario section for more information on how to use the SwitchALL™ command in conjunction with the mode registers.




Figure 32. Composition of SwitchALL™ Command

#### 10.1.8 V<sub>DD</sub> Supply For I<sup>2</sup>C Operation

The SDA and SCL terminals of the device must be pulled up to the VDD voltage of the device for proper I<sup>2</sup>C bus communication.



#### 10.1.9 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between  $V_{IN}$  and GND. A 1- $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the terminals, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to avoid excessive voltage drop.

#### 10.1.10 Output Capacitor (Optional)

Due to the integrated body diode of the NMOS switch, a  $C_{IN}$  greater than  $C_L$  is highly recommended. A  $C_L$  greater than  $C_{IN}$  can cause  $V_{OUT}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUT}$  to  $V_{IN}$ . A  $C_{IN}$  to  $C_L$  ratio of at least 10 to 1 is recommended for minimizing  $V_{IN}$  dip caused by inrush currents during startup. For the fastest slew rate setting of the device, a CIN to  $C_L$  ratio of at least 100 to 1 is recommended to minimize  $V_{IN}$  dip caused by inrush currents during startup.

#### 10.1.11 I<sup>2</sup>C Protocol

The following section will cover the standard I<sup>2</sup>C protocol used in the TPS22993. In the I<sup>2</sup>C protocol, the following basic blocks are present in every command (except for the SwitchALL<sup>TM</sup> command):

- Start/stop bit marks the beginning and end of each command.
- Slave address the unique address of the slave device.
- Sub address this includes the register address and the auto-increment bit.
- Data byte data being written to the register. Eight bits must always be transferred even if a single bit is being written or read.
- Auto-increment bit setting this bit to '1' turns on the auto-increment functionality; setting this bit to '0' turns off the auto-increment functionality.
- Write/read bit this bit signifies if the command being sent will result in reading from a register or writing to a
  register. Setting this bit to '0' signifies a write, and setting this bit to '1' signifies a read.
- Acknowledge bit this bit signifies if the master or slave has received the preceding data byte.

#### 10.1.11.1 Start and Stop Bit

In the I<sup>2</sup>C protocol, all commands contain a START bit and a STOP bit. A START bit, defined by high to low transition on the SDA line while SCL is high, marks the beginning of a command. A STOP bit, defined by low to high transition on the SDA line while SCL is high, marks the end of a command. The START and STOP bits are generated by the master device on the I<sup>2</sup>C bus. The START bit indicates to other devices that the bus is busy, and some time after the STOP bit the bus is assumed to be free.

#### 10.1.11.2 Auto-increment Bit

The auto-increment feature in the I<sup>2</sup>C protocol allows users to read from and write to consecutive registers in fewer clock cycles. Since the register addresses are consecutive, this eliminates the need to resend the register address. The I<sup>2</sup>C core of the device automatically increments the register address pointer by one when the auto-increment bit is set to '1'. When this bit is set to '0', the auto-increment functionality is disabled.

#### 10.1.11.3 Write Command

During the write command, the write/read bit is set to '0', signifying that the register in question will be written to. Figure 33 the composition of the write protocol to a *single* register:




Figure 33. Data Write to a Single Register



Number of clock cycles for single register write: 29

If multiple consecutive registers must be written to, a short-hand version of the write command can be used. Using the auto-increment functionality of I<sup>2</sup>C, the device will increment the register address after each byte. Figure 34 shows the composition of the write protocol to multiple *consecutive* registers:

## $\mathsf{sc}$ $\mathsf{IM}$




Figure 34. Data Write to Consecutive Registers

Number of clock cycles for consecutive register write: 20 + (Number of registers) x 9

The write command is always ended with a STOP bit after the desired registers have been written to. If multiple non-consecutive registers must be written to, then the format in Figure 33 must be followed.

#### 10.1.11.4 Read Command

During the read command, the write/read bit is set to '1', signifying that the register in question will be read from. However, a read protocol includes a "dummy" write sequence to ensure that the memory pointer in the device is pointing to the correct register that will be read. Failure to precede the read command with a write command may result in a read from a random register. Figure 35 shows the composition of the read protocol to a single register:




Figure 35. Data Read to a Single Register

Number of clock cycles for single register read: 39

If multiple registers must be read from, a short-hand version of the read command can be used. Using the auto-increment functionality of I<sup>2</sup>C, the device will increment the register address after each byte. Figure 36 shows the composition of the read protocol to multiple consecutive registers:




Figure 36. Data Read to Consecutive Registers

Number of clock cycles for consecutive register write: 30 + (Number of registers) x 9



The read command is always ended with a STOP bit after the desired registers have been read from. If multiple non-consecutive registers must be read from, then the format in Figure 35 must be followed.

#### 10.1.11.5 SwitchALL<sup>™</sup> Command

The SwitchALL<sup>TM</sup> command allows multiple devices in the same I<sup>2</sup>C bus to respond synchronously to the same command from the master. Every TPS22993 device has a shared address which allows for multiple devices to respond or execute a pre-determined action with a single command. Figure 37 shows the composition of the SwitchALL<sup>TM</sup> command:

#### 




Figure 37. SwitchALL<sup>TM</sup> Command Structure

Number of clock cycles for a SwitchALL<sup>TM</sup> command: 20

#### 10.2 Typical Applications

This section will cover applications of I<sup>2</sup>C in the TPS22993. Registers discussed here are specific to the TPS22993.

#### 10.2.1 Switch from GPIO Control to I<sup>2</sup>C Control (and vice versa)

The TPS22993 can be switched from GPIO control to I<sup>2</sup>C (and vice versa) mode by writing to the control register of the device. Each device has a single control register and is located at register address 05h. The register's composition is as follows:

Control register (Address: 05h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO/I <sup>2</sup> C CH	ENABLE CH	ENABLE CH	ENABLE CH	ENABLE CH			
	4	3	2	1	4	3	2	1
DEFAULT	0	0	0	0	0	0	0	0

Figure 38. Control Register Composition

The higher four bits of the control register dictates if the device is in GPIO control (bit set to '0') or I<sup>2</sup>C control (bit set to '1'). The transition from GPIO control to I<sup>2</sup>C control can be made with a single write command to the control register. See Figure 33 for the composition of a single write command. It is recommended that the channel of interest is transitioned from GPIO control to I<sup>2</sup>C control with the first write command and followed by a second write command to enable the channel via I<sup>2</sup>C control. This will ensure a smooth transition from GPIO control to I<sup>2</sup>C control.

#### 10.2.2 Configuration of Configuration Registers

The TPS22993 contains four configuration registers (one for each channel) and are located at register addresses **01h** through **04h**. The register's composition is as follows (single channel shown for clarity):



Channel 1 configuration register (Address: 01h)

BIT	B7	B6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	ON-D	ELAY		SLEW RATE			OUTPUT HARGE
DEFAULT	X	0	0	0	1	0	1	0

Figure 39. Configuration Register Composition

#### 10.2.2.1 Single Register Configuration

A single configuration register can be written to using the write command sequence shown in Figure 33.

Multiple register writes to non-consecutive registers is treated as multiple single register writes and follows the same write command as that of a single register write as shown in Figure 33.

#### 10.2.2.2 Multi-register Configuration (Consecutive Registers)

Multiple consecutive configuration registers can be written to using the write command sequence shown in Figure 34.

#### 10.2.3 Configuration of Mode Registers

The TPS22993 contains twelve mode registers located at register addresses **06h** through **11h**. These mode registers allow the user to turn-on or turn-off multiple channels in a single TPS22993 or multiple channels spanning multiple TPS22993 devices with a single SwitchALL<sup>TM</sup> command.

For example, an application may have multiple power states (e.g. sleep, active, idle, etc.) as shown in Figure 40.




Figure 40. Application Example of Power States

In each of the different power states, different combinations of channels may be on or off. Each power state may be associated with a single mode register (Mode1, Mode2, etc.) across multiple TPS22993 as shown in Table 2. For example, with 7 quad-channel devices, up to 28 rails can be enabled/disabled with a single SwitchALL<sup>TM</sup> command.

Table 2. Application Example of State of Each Channel in Multiple TPS22993 in Different Power States

Mode	Power	Load Switch #1				Load Switch #2				Load Switch #N			
Register	State	Ch. 1	Ch. 2	Ch. 3	Ch. 4	Ch. 1	Ch. 2	Ch. 3	Ch. 4	Ch. 1	Ch. 2	Ch. 3	Ch. 4
Mode1	Sleep	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off	Off
Mode2	Active	On	On	On	On	On	Off	On	Off	On	Off	On	Off
Mode3	ldle	On	Off	On	Off	On	On	On	On	On	On	On	On



The contents of the lower four bits of the mode register is copied into the lower four bits of the control register during an SwitchALL<sup>TM</sup> command. The address of the mode register to be copied is specified in the SwitchALL<sup>TM</sup> command (see Figure 37 for the structure of the SwitchALL<sup>TM</sup> command). By executing a SwitchALL<sup>TM</sup> command, the application will apply the different on/off combinations for the various power states with a single command rather than having to turn on/off each channel individually by re-configuring the control register. This reduces the latency and allows the application to control multiple channels synchronously. The example above shows the application using three mode registers, but the TPS22993 contains twelve mode registers, allowing for up to twelve power states.

The mode register's composition is as follows (single mode register shown for clarity):

Mode1 (Address: 06h)

BIT	B7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	X	X	X	Х	ENABLE CH 4	ENABLE CH 3	ENABLE CH 2	ENABLE CH 1
DEFAULT	X	Х	X	Х	0	0	0	0

Figure 41. Mode Register Composition

The lower four bits of the mode registers are copied into the lower four bits of the control register during an all-call command.



#### 10.2.4 Turn-on/Turn-off of Channels

By default upon power up VBIAS, all the channels of the TPS22993 are controlled via the ONx terminals. Using the I<sup>2</sup>C interface, each channel be controlled via I<sup>2</sup>C control as well. The channels of the TPS22993 can also be switched on or off by writing to the control register of the device. Each device has a single control register and is located at register address **05h**. The register's composition is as follows:

Control Register (Address: 05h)

BIT	В7	В6	B5	B4	В3	B2	B1	В0
DESCRIPTION	GPIO/I <sup>2</sup> C CH	ENABLE CH	ENABLE CH	ENABLE CH	ENABLE CH			
DESCRIPTION	4	3	2	1	4	3	2	1
DEFAULT	0	0	0	0	0	0	0	0

Figure 42. Control Register Composition

The lower four bits of the control register dictate if the channels of the device are off (bit set to '0') or on (bit set to '1') during I<sup>2</sup>C control. The transition from off to on can be made with a single write command to the control register. See Figure 33 for the composition of a single write command.

#### 10.2.5 Tying Multiple Channels in Parallel

Two or more channels of the device can be tied in parallel for applications that require lower  $R_{ON}$  and/or more continous current. Tying two channels in parallel will result in half of the  $R_{ON}$  and two times the  $I_{MAX}$  capability. Tying three channels in parallel will result in one-third of the  $R_{ON}$  and three times the  $I_{MAX}$  capability. Tying four channels in parallel will result in one-fourth of the  $R_{ON}$  and four times the  $I_{MAX}$  capability. For the channels that are tied in parallel, it is recommended that the ONx terminals be tied together for synchronous control of the channels when in GPIO control. In  $I^2C$  control, all four channels can be enabaled or disabled synchronously by writing to the control register of the device. Figure 43 shows an application example of tying all four channels in parallel.




Figure 43. Parallel Channels



#### 10.2.6 Cold Boot Programming of all Registers

Since the TPS22993 has a digital core with volatile memory, upon power cycle of the VBIAS terminal, the registers will revert back to their default values (see register map for default values). Therefore, the application must reprogram the configuration registers, control register, and mode registers if non-default values are desired. The TPS22993 contains 17 programmable registers (4 configuration registers, 1 control register, 12 mode registers) in total.

During cold boot when the microcontroller and the I<sup>2</sup>C bus is not yet up and running, the channels of the TPS22993 can still be enabled via GPIO control. One method to achieve this is to tie the ONx terminal to the respective VINx terminal for the channels that need to turn on by default during cold boot. With this method, when VINx is applied to the TPS22993, the channel will be enabled as well. Once the I<sup>2</sup>C bus is active, the channel can be switched over to I<sup>2</sup>C control to be disabled. See Figure 44 for an example of how the ONx terminals can be tied to VINx for default enable during cold boot.




Figure 44. Cold Boot Programming

It is also possible to power sequence the channels of the device during a cold boot when there is no I<sup>2</sup>C bus present for control. One method to accomplish this it to tie the VOUT of one channel to the ON terminal of the next channel in the sequence. For example, if the desired power up sequence is VOUT3, VOUT1, VOUT2, and VOUT4 (in that order), then the device can be configured for GPIO control as shown in Figure 45. The device will power up with default slew rate, ON-delay, and QOD values as specified in the register map.




Figure 45. Power Sequencing Without I<sup>2</sup>C

#### 10.2.7 Reading From the Registers

Reading any register from the TPS22993 follows the same standard  $I^2C$  read protocol as outlined in the  $I^2C$  Protocol section of this datasheet.



#### 11 Layout

#### 11.1 Board Layout

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

The maximum IC junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. To calculate the maximum allowable power dissipation,  $P_{D(max)}$  for a given output current and ambient temperature, use the following equation:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\Theta_{JA}} \tag{1}$$

Where:

P<sub>D(max)</sub> = maximum allowable power dissipation

 $T_{J(max)}$  = maximum allowable junction temperature (125°C for the TPS22993)

 $T_A$  = ambient temperature of the device

 $\Theta_{JA}$  = junction to air thermal impedance. See Thermal Information section. This parameter is highly dependent upon board layout.

The figure below shows an example of a layout.




Figure 46. Top View of the TPS22993 EVM

## **Board Layout (continued)**




Figure 47. Bottom View of the TPS22993 EVM.



#### 12 器件和文档支持

#### 12.1 Trademarks

SwitchALL is a trademark of Texas Instruments. Ultrabook is a trademark of Intel.

#### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

#### 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 要获得这份数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS22993RLWR	Active	Production	WQFN-HR (RLW)   20	3000   LARGE T&R	Yes	Call TI   Nipdau	Level-1-260C-UNLIM	-40 to 85	22993P
TPS22993RLWR.A	Active	Production	WQFN-HR (RLW)   20	3000   LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 85	22993P

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.


<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## RLW (S-PWQFN-N20)

## PLASTIC QUAD FLATPACK NO-LEAD




- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - Ç. Quad Flatpack, No-leads (QFN) package configuration.
  - ⚠ See the Product Data Sheet for details regarding the exposed power buss dimensions.
  - E. RoHS exempt flip chip application. Internal solder joints may contain Pb.
  - F. Exposed terminals are Pb-free



# RLW (S-PWQFN-N20)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- D. Customers should contact their board fabrication site for recommended solder mask tolerances.



#### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司