









TPS1HB08-Q1 ZHCSJP9C – MAY 2019 – REVISED JANUARY 2020

# **TPS1HB08-Q1 40V、8m**Ω 单通道智能高侧开关

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准
  - 温度等级 1: -40℃ 至 125℃
  - 器件 HBM ESD 分类等级 2
  - 器件 CDM ESD 分类等级 C4B
  - 可承受 40V 负载突降
- 提供功能安全
  - 可帮助创建功能安全系统设计的文档
- 单通道智能高侧开关,具有8mΩ R<sub>ON</sub> (T<sub>J</sub> = 25°C)
- 可通过可调电流限制提高系统级可靠性
  - 电流限制设定点范围为 6.4A 至 70A
  - 版本 F: 94A 固定 I<sub>LIM</sub>
- 强大的集成输出保护:
  - 集成热保护
  - 接地短路和电池短路保护
  - 反向电池事件保护包括 FET 通过反向电流自动 开启
  - 在失电和接地失效时自动关闭
  - 集成输出钳位对电感负载进行消磁
  - 可配置故障处理
- 可对模拟检测输出进行配置,以精确测量:
  - 负载电流
  - 器件温度
- 通过 SNS 引脚或 FLT 引脚提供故障指示
   一 开路负载和电池短路检测
- 2 应用
- 汽车显示模块
- 65W 汽车前照灯
- ADAS 模块
- 座椅舒适模块
- 变速器控制单元
- HVAC 控制模块
- 车身控制模块
- 白炽灯和 LED 照明

# 3 说明

**TPS1HB08-Q1**器件是一款适用于 **12V** 汽车系统的智能高侧开关。该器件集成了强大的保护和诊断功能, 以确保即使在汽车系统中发生短路等有害事件时也能提供输出端口保护。该器件通过可靠的电流限制来防止故障,根据器件型号不同,电流限制在 6.4A 至 70A 范围内可调或可设置为 94A。凭借较高的电流限制范围,该器件可用于需要大瞬态电流的负载,而低电流限制范围可为不需要高峰值电流的负载提供更好的保护。 该器件能够可靠地驱动各种负载分布。


**TPS1HB08-Q1**还能够提供可改进负载诊断的高精度模 拟电流检测。通过向系统 MCU 报告负载电流和器件温度,该器件可实现预测性维护和负载诊断,从而延长系 统寿命。

TPS1HB08-Q1 采用 HTSSOP 封装, 可减小 PCB 尺 寸。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)				
TPS1HB08-Q1	HTSSOP (16)	5.0mm × 4.40mm				

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



## 目录

9.4

11

14

1	特性	
2		·
3		
4		历史记录
5		ice Comparison Table
6		Configuration and Functions
v	6.1	Recommended Connections for Unused Pins
7	••••	cifications
'	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings
	7.3	Recommended Operating Conditions
	7.4	Thermal Information
	7.5	Electrical Characteristics6
	7.6	SNS Timing Characteristics8
	7.7	Switching Characteristics
	7.8	Typical Characteristics 10
8	Para	ameter Measurement Information 15
9	Deta	ailed Description 17
	9.1	Overview

# 4 修订历史记录

Changes from Revision B (December 2019) to Revision C	Page
• Deleted tablenote from the <i>Device Comparison Table</i> to remove product preview from Ver	sions A and B 3
Changes from Revision A (December 2019) to Revision B	Page
• 向特性部分添加了提供功能安全的链接	
Changes from Original (May 2019) to Revision A	Page
<ul> <li>● 将"预告信息"更改为"生产数据"</li> </ul>	

9.2 Functional Block Diagram ...... 18 9.3 Feature Description...... 18 

12.1 Layout Guidelines ..... 40 12.2 Layout Example ..... 40 13 器件和文档支持 ...... 41 13.1 文档支持 ...... 41 13.2 接收文档更新通知 ...... 41 13.3 支持资源...... 41 13.4 商标 ...... 41 13.5 静电放电警告...... 41 13.6 Glossary...... 41 机械、封装和可订购信息...... 41

10.3 Typical Application ...... 38

www.ti.com.cn

2




# 5 Device Comparison Table

Device Version			Current Limit Range	Overcurrent Behavior			
A	TPS1HB08 <b>A</b> -Q1	Resistor Programmable	6.4 A to 32 A	Disable switch immediately			
В	TPS1HB08 <b>B</b> -Q1	Resistor Programmable	14 A to 70 A	Disable switch immediately			
F	TPS1HB08F-Q1	Internally Set	94 A	Disable switch immediately			

#### **Table 1. Device Options**

# 6 Pin Configuration and Functions



#### **Pin Functions**

P	IN				
NAME	Version A/B	Version F	I/O	DESCRIPTION	
GND	1	1		Device ground	
SNS	2	2	0	Sense output	
LATCH	3	3	I	Sets fault handling behavior (latched or auto-retry)	
EN	4	4	Ι	Control input, active high	
ILIM	5	-	0	Connect resistor to set current-limit threshold	
FLT	-	5	0	Open drain output with pulldown to signal fault.	
VOUT	6 - 11	6 - 11	0	Channel output	
NC	12 - 13, 15	12 - 13, 15	Ι	No Connect, leave floating	
SEL1	14	14	Ι	Diagnostics select. No functionality on device version F; connect to IC GND through $R_{\text{PROT}}$ resistor	
DIA_EN	16	16	I	Diagnostic enable, active high	
VBB	Exposed pad	Exposed pad	I	Power supply input	

# 6.1 Recommended Connections for Unused Pins

The TPS1HB08-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins may be considered as optional.

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED
SNS	Ground through $1-k\Omega$ resistor	Analog sense is not available.
LATCH Float or ground through R <sub>PROT</sub> resistor		With LATCH unused, the device will auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.
ILIM (Version A/B)	Float	If the ILIM pin is left floating, the device will be set to the default internal current-limit threshold. This is considered a fault state for the device.
FLT (Version F)	Float	If the FLT pin is unused, the system cannot read faults from the output.
SEL1	Ground through R <sub>PROT</sub> resistor	SEL1 selects the $T_J$ sensing feature. With SEL1 unused, only current sensing and open load detection are available. If unused, must be grounded through a resistor to engage FET turn-on during reverse battery.
DIA_EN	Float or ground through R <sub>PROT</sub> resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.

### Table 2. Connections for Optional Pins



### TPS1HB08-Q1 ZHCSJP9C - MAY 2019 - REVISED JANUARY 2020

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Maximum continuous supply voltage, $\mathrm{V}_{\mathrm{BB}}$			36	V
Load dump voltage, V <sub>LD</sub>	ISO16750-2:2010(E)		40	V
Reverse battery voltage, V <sub>Rev</sub> , t ≤ 3 minutes		-18		V
Enable pin voltage, V <sub>EN</sub>		-1	7	V
LATCH pin voltage, V <sub>LATCH</sub>		-1	7	V
Diagnostic Enable pin voltage, V <sub>DIA_EN</sub>		-1	7	V
Sense pin voltage, V <sub>SNS</sub>		-1	18	V
Select pin voltage, V <sub>SEL</sub>		-1	7	V
Reverse ground current, I <sub>GND</sub>	$V_{BB} < 0 V$		-50	mA
Energy dissipation during turnoff, E <sub>TOFF</sub>	Single pulse, $L_{OUT} = 5 \text{ mH}$ , $T_{J,start} = 125^{\circ}C$		95 <sup>(2)</sup>	mJ
Energy dissipation during turnoff, E <sub>TOFF</sub>	Repetitive pulse, $L_{OUT} = 5 \text{ mH}$ , $T_{J,start} = 125^{\circ}\text{C}$		56 <sup>(2)</sup>	mJ
Maximum junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) For further details, see the section regarding switch-off of an inductive load.

### 7.2 ESD Ratings

				VALUE	UNIT
	Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins except VBB and VOUT	±2000	
V <sub>(ESD)</sub>	discharge		VBB and VOUT	±4000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±750	

(1) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
$V_{BB}$	Nominal supply voltage (1)	6	18	V
$V_{BB}$	Extended supply voltage <sup>(2)</sup>	3	28	V
V <sub>EN</sub>	Enable voltage	-1	5.5	V
V <sub>LATCH</sub>	LATCH voltage	-1	5.5	V
V <sub>DIA_EN</sub>	Diagnostic Enable voltage	-1	5.5	V
V <sub>SEL1</sub>	Select voltage	-1	5.5	V
V <sub>SNS</sub>	Sense voltage	-1	7	V

(1) All operating voltage conditions are measured with respect to device GND

(2) Device will function within extended operating range, however some parametric values might not apply

#### 7.4 Thermal Information

		TPS1HB08-Q1	
	THERMAL METRIC <sup>(1)(2)</sup>	PWP (HTSSOP)	UNIT
		16 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	32.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

#### TPS1HB08-Q1 ZHCSJP9C - MAY 2019 - REVISED JANUARY 2020

www.ti.com.cn

## **Thermal Information (continued)**

		TPS1HB08-Q1	
	THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup>	PWP (HTSSOP)	UNIT
		16 PINS	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	25.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.2	°C/W
ΨJT	Junction-to-top characterization parameter	2.3	°C/W
Ψјв	Junction-to-board characterization parameter	9.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.0	°C/W

### 7.5 Electrical Characteristics

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE AND CURRENT					
V <sub>DSCLAMP</sub>	V <sub>DS</sub> clamp voltage		40		46	V
VBBCLAMP	V <sub>BB</sub> clamp voltage		58		76	V
V <sub>UVLOF</sub>	V <sub>BB</sub> undervoltage lockout falling	Measured with respect to the GND pin of the device	2.0		3	V
V <sub>UVLOR</sub>	V <sub>BB</sub> undervoltage lockout rising	Measured with respect to the GND pin of the device	2.2		3	V
1	Standby current (total	$V_{BB} = 13.5 \text{ V}, T_J = 25^{\circ}\text{C}$ $V_{EN} = V_{DIA\_EN} = 0 \text{ V}, V_{OUT} = 0 \text{ V}$			0.1	μA
I <sub>SB</sub>	device leakage including MOSFET)	$\label{eq:VBB} \begin{split} &V_{BB} = 13.5 \text{ V},  \text{T}_{\text{J}} = 85^{\circ}\text{C}, \\ &V_{EN} = V_{\text{DIA}\_EN} = 0 \text{ V},  V_{\text{OUT}} = 0 \text{ V} \end{split}$			0.5	μA
IL <sub>NOM</sub>	Continuous load current	$T_{AMB} = 70^{\circ}C$		11		А
1				0.01	0.5	μA
OUT(standby)	Output leakage current				3	μA
I <sub>DIA</sub>	Current consumption in diagnostic mode	$V_{BB}$ = 13.5 V, I <sub>SNS</sub> = 0 mA V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V, V <sub>OUT</sub> = 0V		3	6	mA
l <sub>Q</sub>	Quiescent current	$V_{BB} = 13.5 V$ $V_{EN} = V_{DIA\_EN} = 5 V$ , $I_{OUT} = 0 A$		3	6	mA
t <sub>STBY</sub>	Standby mode delay time	$V_{EN} = V_{DIA\_EN} = 0$ V to standby	12	17	22	ms
RON CHAR	ACTERISTICS					
	On-resistance	$T_J = 25^{\circ}C, 6 V \le V_{BB} \le 28 V$		8		mΩ
R <sub>ON</sub>	(Includes MOSFET and	$T_{J} = 150^{\circ}C, 6 V \le V_{BB} \le 28 V$			16	mΩ
	package)	$T_J = 25^{\circ}C, 3 V \le V_{BB} \le 6 V$			12	mΩ
P	On-resistance during	$T_J = 25^{\circ}C, -18 \text{ V} \le \text{V}_{BB} \le -8 \text{ V}$		8		mΩ
R <sub>ON(REV)</sub>	reverse polarity	$T_J = 105^{\circ}C, \ \text{-}18 \ \text{V} \leq \text{V}_{\text{BB}} \leq \text{-}8 \ \text{V}$			16	mΩ
CURRENT	SENSE CHARACTERISTIC	S				
K <sub>SNS</sub>	Current sense ratio	I <sub>OUT</sub> = 1 A		5000		



# **Electrical Characteristics (continued)**

$V_{BB} = 6 V$ to 18 V, $T_{J} = -40^{\circ}C$ to 150°C	(unless otherwise noted)
$v_{BB} = 0$ v to 10 v, $1 = -40$ c to 100 c	

· BB · · ·	PARAMETER	TEST CC	NDITIONS	MIN	TYP	MAX	UNIT
			I <sub>OUT</sub> = 10 A		2.000		mA
			$I_{OUT} = 10 \text{ A}$	-5		5.3	%
			I <sub>OUT</sub> = 3 A		0.6		mA
				-5		5.3	%
			1 1 0		0.2		mA
			I <sub>OUT</sub> = 1 A	-5		5.3	%
	Current sense current		I <sub>OUT</sub> = 300 mA		0.06043		mA
I <sub>SNSI</sub>	and accuracy		$I_{OUT} = 300 \text{ mA}$	-4.6		6.2	%
			1 100 m/		0.0206		mA
			I <sub>OUT</sub> = 100 mA	-13.6		15.1	%
			L 50 mA		0.0106		mA
		I <sub>OUT</sub> =	I <sub>OUT</sub> = 50 mA	-28.3		30.3	%
			1 00m 1		0.0046		mA
			I <sub>OUT</sub> = 20m A	-56		57.3	%
TJ SENSE	CHARACTERISTICS						
			$T_J = -40^{\circ}C$	0.01	0.12	0.38	mA
	Temperature sense		$T_J = 25^{\circ}C$	0.72	0.85	0.98	mA
I <sub>SNST</sub>	current	$V_{\text{DIA}_{\text{EN}}} = 5 \text{ V}, \text{ V}_{\text{SEL1}} = 5$	T <sub>J</sub> = 85°C	1.25	1.52	1.79	mA
	Device Version A/B	V	T <sub>J</sub> = 125°C	1.61	1.96	2.31	mA
			T <sub>J</sub> = 150°C	1.80	2.25	2.70	mA
dl <sub>SNST</sub> /dT	Coefficient		-		0.0112		mA/°C
	RACTERISTICS					I	
I <sub>SNSFH</sub>	I <sub>SNS</sub> fault high-level	$V_{\text{DIA}_{\text{EN}}} = 5 \text{ V}, \text{ V}_{\text{SEL1}} = 0 \text{ V}$	l	4	4.5	5.3	mA
I <sub>SNSleak</sub>	I <sub>SNS</sub> leakage	$V_{DIA_{EN}} = 0 V$				1	μA
	LIMIT CHARACTERISTICS					I	
		Device Version A, T <sub>J</sub> =	R <sub>ILIM</sub> = GND, open, or out of range		42		А
		-40°C to 150°C	$R_{ILIM} = 5 \ k\Omega$	27.2	32	36.8	А
			$R_{ILIM} = 25 \text{ k}\Omega$	4.7	6.4	8.1	А
I <sub>CL</sub>	Current limit threshold	Device Version B, T <sub>J</sub> =	R <sub>ILIM</sub> = GND, open, or out of range		104		А
		-40°C to 150°C	$R_{ILIM} = 5 \ k\Omega$	47.1	70	84.2	А
			$R_{ILIM} = 25 \text{ k}\Omega$	9.9	14	17.8	А
			$T_J = -40^{\circ}C$ to $60^{\circ}C$	80	94	105	А
		Device Version F	T <sub>J</sub> = 150°C	68	77	86.1	А
K	Ourse the institution	Version A		120	160	208	A * kΩ
K <sub>CL</sub>	Current Limit Ratio	Version B		245	350	437.5	A * kΩ
FAULT CH	IARACTERISTICS						
V <sub>OL</sub>	Open-load (OL) detection voltage	$V_{\text{EN}} = 0 \text{ V},  V_{\text{DIA}\_\text{EN}} = 5 \text{ V},$	V <sub>SEL1</sub> = 0 V	2	3	4	V
V <sub>FLT</sub>	FLT low output voltage (Version F only)	I <sub>FLT</sub> = 1 mA				1	V
t <sub>OL1</sub>	OL and STB indication- time from EN falling	$V_{EN} = 5 V \text{ to } 0 V, V_{DIA\_EN}$ $I_{OUT} = 0 \text{ mA}, V_{OUT} = 4 V$	= 5 V, V <sub>SEL1</sub> = 0 V	300	500	700	μs
t <sub>OL2</sub>	OL and STB indication- time from DIA_EN rising	$V_{EN} = 0 \text{ V}, V_{DIA\_EN} = 0 \text{ V}$ $I_{OUT} = 0 \text{ mA}, V_{OUT} = 4 \text{ V}$	to 5 V, V <sub>SEL1</sub> = 0 V	2	20	50	μs
t <sub>OL3</sub>	OL and STB indication- time from VOUT rising	$V_{EN} = 0 V, V_{DIA\_EN} = 5 V,$ $I_{OUT} = 0 mA, V_{OUT} = 0 V t$		2	20	50	μs

Copyright © 2019–2020, Texas Instruments Incorporated

## **Electrical Characteristics (continued)**

 $V_{BB} = 6 \text{ V to } 18 \text{ V}, \text{ } \text{T}_{J} = -40^{\circ}\text{C} \text{ to } 150^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>ABS</sub>	Thermal shutdown		150			°C
T <sub>HYS</sub>	Thermal shutdown hysteresis		20	25	30	°C
t <sub>FAULT</sub>	Fault shutdown indication-time	$V_{DIA\_EN} = 5 V$ Time between switch shutdown and $I_{SNS}$ settling at $I_{SNSFH}$			50	μs
t <sub>RETRY</sub>	Retry time	Time from fault shutdown until switch re-enable (thermal shutdown or current limit).	1	2	3	ms
EN PIN CH	ARACTERISTICS					
V <sub>IL, EN</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, EN</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS, EN</sub>	Input voltage hysteresis			350		mV
R <sub>EN</sub>	Internal pulldown resistor		0.5	1	2	MΩ
I <sub>IL, EN</sub>	Input current low-level	V <sub>EN</sub> = 0.8 V		0.8		μA
I <sub>IH, EN</sub>	Input current high-level	$V_{EN} = 5 V$		5.0		μΑ
DIA_EN PII	N CHARACTERISTICS					
V <sub>IL, DIA_EN</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, DIA_EN</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS,</sub> DIA_EN	Input voltage hysteresis			350		mV
R <sub>DIA_EN</sub>	Internal pulldown resistor		0.5	1	2	MΩ
I <sub>IL, DIA_EN</sub>	Input current low-level	$V_{DIA\_EN} = 0.8 V$		0.8		μA
I <sub>IH, DIA_EN</sub>	Input current high-level	$V_{DIA\_EN} = 5 V$		5.0		μA
SEL1 PIN (	CHARACTERISTICS					
VIL, SEL1	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, SEL1</sub>	Input voltage high-level	No GND network diode	2.0			V
VIHYS, SEL1	Input voltage hysteresis			350		mV
R <sub>SEL1</sub>	Internal pulldown resistor		0.5	1	2	MΩ
I <sub>IL, SEL1</sub>	Input current low-level	V <sub>SEL1</sub> = 0.8 V		0.8		μA
I <sub>IH, SEL1</sub>	Input current high-level	V <sub>SEL1</sub> = 5 V		5		μA
LATCH PIN	I CHARACTERISTICS					
V <sub>IL, LATCH</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, LATCH</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS,</sub> latch	Input voltage hysteresis			350		mV
R <sub>LATCH</sub>	Internal pulldown resistor		0.5	1	2	MΩ
I <sub>IL, LATCH</sub>	Input current low-level	$V_{LATCH} = 0.8 V$		0.8		μA
I <sub>IH, LATCH</sub>	Input current high-level	$V_{LATCH} = 5 V$		5.0		μA

### 7.6 SNS Timing Characteristics

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMIN	NG - CURRENT SENSE	-			÷	
t <sub>SNSION1</sub>	Settling time from rising edge of DIA_EN				40	μs
t <sub>SNSION2</sub>	Settling time from rising edge of EN and DIA_EN				200	μs



## **SNS Timing Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SNSION3</sub>	Settling time from rising edge of EN				165	μs
t <sub>SNSIOFF1</sub>	Settling time from falling edge of DIA_EN				20	μs
t <sub>SETTLEH</sub>	Settling time from rising edge of load step	$V_{EN} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V}$ $R_{SNS} = 1  k\Omega, I_{OUT} = 1 \text{ A to 5 A}$			20	μs
<b>t</b> SETTLEL	Settling time from falling edge of load step				20	μs
SNS TIMI	IG - TEMPERATURE SENSE				·	
t <sub>SNSTON1</sub>	Settling time from rising edge of DIA_EN		4(		40	μs
t <sub>SNSTON2</sub>	Settling time from rising edge of DIA_EN	$V_{\text{EN}} = 0 \text{ V},  V_{\text{DIA}\_\text{EN}} = 0 \text{ V to 5 V}$ $R_{\text{SNS}} = 1  k\Omega$			70	μs
t <sub>SNSTOFF</sub>	Settling time from falling edge of DIA_EN	$V_{EN} = X, V_{DIA_{EN}} = 5 V \text{ to } 0 V$ $R_{SNS} = 1 k\Omega$			20	μs
SNS TIMI	NG - MULTIPLEXER					
	Settling time from temperature sense to current sense				60	μs
t <sub>MUX</sub>	Settling time from current sense to temperature sense				60	μs

### 7.7 Switching Characteristics

 $V_{BB}$  = 13.5 V,  $T_{\rm J}$  = -40°C to +150°C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DR</sub>	Turnon delay time (from Active)	$\label{eq:VBB} \begin{array}{l} V_{BB} = 13.5 \; V,  R_{L} = 2.6 \; \Omega, \;\; 50\% \; EN \\ \text{rising to } 10\% \; V_{OUT} \; \text{rising} \end{array}$	20	60	100	μs
t <sub>DF</sub>	Turnoff delay time	$V_{BB}$ = 13.5 V, $R_L$ = 2.6 $\Omega,$ 50% EN falling to 90% $V_{OUT}$ Falling	20	60	100	μs
SR <sub>R</sub>	V <sub>OUT</sub> rising slew rate	$V_{BB}$ = 13.5 V, 20% to 80% of $V_{OUT},$ $R_L$ = 2.6 $\Omega$	0.1	0.4	0.7	V/µs
SR <sub>F</sub>	V <sub>OUT</sub> falling slew rate	$V_{BB}$ = 13.5 V, 80% to 20% of $V_{OUT},$ $R_L$ = 2.6 $\Omega$	0.1	0.4	0.7	V/µs
t <sub>ON</sub>	Turnon time (active)	$\label{eq:VBB} \begin{array}{l} V_{BB} = 13.5 \; V,  R_{L} = 2.6 \; \Omega,  50\% \; EN \\ rising \; to \; 80\% \; V_{OUT} \; rising \end{array}$	39	94	235	μs
t <sub>OFF</sub>	Turnoff time	$V_{BB}$ = 13.5 V, $R_L$ = 2.6 $\Omega,$ 50% EN falling to 20% $V_{OUT}$ falling	39	94	235	μs
$\Delta_{\rm PWM}$	PWM accuracy - average load current	200-µs enable pulse, V_S = 13.5 V, R_L = 2.6 $\Omega$	-25	0	25	%
t <sub>ON</sub> - t <sub>OFF</sub>	Turnon and turnoff matching	200-µs enable pulse	-85	0	85	μs
E <sub>ON</sub>	Switching energy losses during turnon	$V_{BB} = 13.5 \text{ V}, \text{ R}_{L} = 2.6 \Omega$ 0.8			mJ	
E <sub>OFF</sub>	Switching energy losses during turnoff	$V_{BB}$ = 13.5 V, R <sub>L</sub> = 2.6 $\Omega$		0.8		mJ

TPS1HB08-Q1 ZHCSJP9C – MAY 2019 – REVISED JANUARY 2020




www.ti.com.cn


### 7.8 Typical Characteristics

















TPS1HB08-Q1

ZHCSJP9C-MAY 2019-REVISED JANUARY 2020



www.ti.com.cn





## 8 Parameter Measurement Information





图 29. Parameter Definitions





 $V_{\text{EN}}$  $V_{\text{DIA}\_\text{EN}}$ I<sub>OUT</sub> I<sub>SNS</sub> t<sub>SNSION1</sub> t<sub>SNSION2</sub> t<sub>SNSION3</sub> t<sub>SNSIOFF1</sub>  $\mathsf{V}_{\mathsf{EN}}$  $V_{\text{DIA}\_\text{EN}}$ IOUT ISNS t<sub>SETTLEH</sub> t<sub>SETTLEL</sub>  $V_{\text{EN}}$  $V_{\text{DIA}\_\text{EN}}$ ТJ I<sub>SNS</sub> t<sub>SNSTON2</sub> t<sub>SNSTON1</sub> t<sub>SNSTOFF</sub> L

NOTES: Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA\_EN, SEL1

SEL1 pin must be set to the appropriate value.

TEXAS INSTRUMENTS

www.ti.com.cn



### 9 Detailed Description

### 9.1 Overview

The TPS1HB08-Q1 device is a single-channel smart high-side switch intended for use with 12-V automotive batteries. Many protection and diagnostic features are integrated in the device.

Diagnostics features include the analog SNS output that is capable of providing a signal that is proportional to load current or device temperature. The high-accuracy load current sense allows for diagnostics of complex loads. Version F of the device includes an open drain FLT pin that indicates device fault states.

This device includes protection through thermal shutdown, current limiting, transient withstand, and reverse battery operation. For more details on the protection features, refer to the *Feature Description* and *Application Information* sections of the document.

The TPS1HB08-Q1 is one device in a family of TI high side switches. For each device, the part number indicates elements of the device behavior. ☐ 32 gives an example of the device nomenclature.





图 32. Naming Convention

TPS1HB08-Q1 ZHCSJP9C – MAY 2019 – REVISED JANUARY 2020



### 9.2 Functional Block Diagram

The functional block diagram shown is for device versions A/B. For version F, the ILIM pin will be replaced by open drain output FLT.



### 9.3 Feature Description

#### 9.3.1 Protection Mechanisms

The TPS1HB08-Q1 is designed to operate in the automotive environment. The protection mechanisms allow the device to be robust against many system-level events such as load dump, reverse battery, short-to-ground, and more.

There are two protection features which, if triggered, will cause the switch to automatically disable:

- Thermal Shutdown
- Current Limit

When any of these protections are triggered, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the SNS pin (see the *Diagnostic Mechanisms* section of the data sheet for more details). For version F of the device, the fault will also be indicated on the FLT pin.

The switch is no longer held off and the fault indication is reset when all of the below conditions are met:

- LATCH pin is low
- t<sub>RETRY</sub> has expired
- All faults are cleared (thermal shutdown, current limit)



#### Feature Description (接下页)

The TPS1HB08-Q1 includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device will consider to be a thermal shutdown fault:

- $T_{J,FET} > T_{ABS}$
- $(T_{J,FET} T_{J,controller}) > T_{REL}$

After the fault is detected, the switch will turn off. If  $T_{J,FET}$  passes  $T_{ABS}$ , the fault is cleared when the switch temperature decreases by the hysteresis value,  $T_{HYS}$ . If instead the  $T_{REL}$  threshold is exceeded, the fault is cleared after  $T_{RETRY}$  passes.

#### 9.3.1.2 Current Limit

When  $I_{OUT}$  reaches the current limit threshold,  $I_{CL}$ , the channel will switch off immediately. The  $I_{CL}$  value will vary with slew rate and a fast current increase that occurs during a powered-on short circuit can temporarily go above the specified  $I_{CL}$  value. When the switch is in the FAULT state it will output an output current  $I_{SNSFH}$  on the SNS pin and on version F of the device, the fault will also be indicated on the corresponding FLT pin.

During a short circuit event, the device will hit the  $I_{CL}$  value that is listed in the Electrical Characteristics table (for the given device version and  $R_{ILIM}$ ) and then turn the output off to protect the device. The device will register a short circuit event when the output current exceeds  $I_{CL}$ , however the measured maximum current may exceed the  $I_{CL}$  value due to the TPS1HB08-Q1 deglitch filter and turn-off time. This deglitch time is defined at 3 µs so therefore use the test setup described in *TPS1HB08-Q1 AEC-Q100-012 Short Circuit Reliability* and take 3 µs before the peak value as the  $I_{CL}$ . The device is guaranteed to protect itself during a short circuit event over the nominal supple voltage range (as defined in the Electrical Characteristics table) at 125°C.

On version F of the device, the current limit set point of the device is flat from -40°C to 60°C, and then will linearly decrease until 150°C. This decrease of the current limit is designed to protect the part in even hot temperatures where a short-circuit event causes more damage.

#### 9.3.1.2.1 Current Limit Foldback

Version B and F of the TPS1HB08-Q1 implement a current limit foldback feature that is designed to protect the device in the case of a long-term fault condition. If the device undergoes fault shutdown events (either of thermal shutdown or current limit) seven consecutive times, the current limit will be reduced to half of the original value. The device will revert back to the original current limit threshold if either of the following occurs:

- The device goes to standby mode.
- The switch turns on and turns off without any fault occurring.

Version A do not implement the current limit foldback due to the lower current limit causing less harm during repetitive long-term faults.

#### 9.3.1.2.2 Programmable Current Limit

All versions except F of the TPS1HB08-Q1 include an adjustable current limit. Some applications (for example, incandescent bulbs) will require a high current limit while other applications can benefit from a lower current limit threshold. In general, wherever possible a lower current limit is recommended due to allowing system advantages through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V<sub>BB</sub> pin) during a short circuit event
- Improved protection of the downstream load

To set the current limit threshold, connect a resistor from  $I_{LIM}$  to  $V_{BB}$ . The current limit threshold is determined by Equation 1 ( $R_{ILIM}$  in  $k\Omega$ ):

$$I_{CL} = K_{CL} / R_{ILIM}$$
(1)

The R<sub>ILIM</sub> range is between 5 k $\Omega$  and 25 k $\Omega$ . An R<sub>ILIM</sub> resistor is required, however in the fault case where the pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document. If R<sub>ILIM</sub> is out of this range, the device cannot guarantee complete short-circuit protection.

TEXAS INSTRUMENTS

www.ti.com.cn

### Feature Description (接下页)

注

Capacitance on the I<sub>LIM</sub> pin can cause I<sub>LIM</sub> to go out of range during short circuit events. For accurate current limiting, place R<sub>ILIM</sub> near to the device with short traces to ensure <5 pF capacitance to GND on the I<sub>LIM</sub> pin.

For device version F, there is no  $I_{LIM}$  pin and the current limit is not adjustable. In this case, the device will current limit at the internal threshold  $I_{CL}$  as defined in the *Electrical Characteristics* section.

#### 9.3.1.2.3 Undervoltage Lockout (UVLO)

The device monitors the supply voltage  $V_{BB}$  to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{UVLOF}$ , the output stage is shut down automatically. When the supply rises up to  $V_{UVLOR}$ , the device turns back on.

During an initial ramp of  $V_{BB}$  from 0 V at a ramp rate slower than 1 V/ms,  $V_{EN}$  pin will have to be held low until  $V_{BB}$  is above UVLO threshold (with respect to board ground) and the supply voltage to the device has reliably reached above the UVLO condition. For best operation, ensure that  $V_{BB}$  has risen above UVLO before setting the  $V_{EN}$  pin to high.

#### 9.3.1.2.4 V<sub>BB</sub> During Short-to-Ground

When  $V_{OUT}$  is shorted to ground, the module power supply ( $V_{BB}$ ) can have a transient decrease. This is caused by the sudden increase in current flowing through the wiring harness cables. To achieve ideal system behavior, it is recommended that the module maintain  $V_{BB} > 3 V$  (above the maximum  $V_{UVLOF}$ ) during  $V_{OUT}$  short-to-ground. This is typically accomplished by placing bulk capacitance on the power supply node.

#### 9.3.1.3 Voltage Transients

The TPS1HB08-Q1 device contains two types of voltage clamps which protect the FET against system-level voltage transients. The two different clamps are shown in 🔀 33.

The clamp from V<sub>BB</sub> to GND is primarily used to protect the controller from positive transients on the supply line (for example, ISO7637-2). The clamp from V<sub>BB</sub> to V<sub>OUT</sub> is primarily used to limit the voltage across the FET when switching off an inductive load. If the voltage potential from V<sub>BB</sub> to GND exceeds the V<sub>BB</sub> clamp level, the clamp will allow current to flow through the device from V<sub>BB</sub> to GND (Path 2). If the voltage potential from V<sub>BB</sub> to V<sub>OUT</sub> exceeds the clamping voltage, the power FET will allow current to flow from V<sub>BB</sub> to V<sub>OUT</sub> (Path 3). Additional capacitance from V<sub>BB</sub> to GND can increase the reliability of the system during ISO 7637 pulse 2 A testing.




图 33. Current Path During Supply Voltage Transient



#### Feature Description (接下页)

#### 9.3.1.3.1 Load Dump

The TPS1HB08-Q1 device is tested according to ISO 16750-2:2010(E) suppressed load dump pulse. The device supports up to 40-V load dump transient and will maintain normal operation during the load dump pulse. If the switch is enabled, it will stay enabled and if the switch is disabled, it will stay disabled.

#### 9.3.1.3.2 Driving Inductive Loads

When switching off an inductive load, the inductor may impose a negative voltage on the output of the switch. The TPS1HB08-Q1 includes a voltage clamp to limit voltage across the FET. The maximum acceptable load inductance is a function of the device robustness. With a 5 mH load, the device can withstand one pulse of 95 mJ inductive dissipation at 125°C and can withstand 56 mJ of one million inductive repetitive pulses with a 10 Hz repetitive pulse. If the application parameters exceed this device limit, it is necessary to use a protection device like a freewheeling diode to dissipate the energy stored in the inductor.

For more information on driving inductive loads, refer to TI's *How To Drive Inductive, Capacitive, and Lighting Loads With Smart High Side Switches* application report.

#### 9.3.1.4 Reverse Battery

In the reverse battery condition, the switch will automatically be enabled regardless of the state of EN to prevent excess power dissipation inside the MOSFET body diode. In many applications (for example, resistive loads), the full load current may be present during reverse battery. In order to activate the automatic switch on feature, all NC pins must be grounded to IC ground.

There are two options for blocking reverse current in the system. The first option is to place a blocking device (FET or diode) in series with the battery supply, blocking all current paths. The second option is to place a blocking diode in series with the GND node of the high-side switch. This method will protect the controller portion of the switch (path 2), but it will not prevent current from flowing through the load (path 3). The diode used for the second option may be shared amongst multiple high-side switches.

Path 1 shown in **8** 34 is blocked inside of the device.



## Feature Description (接下页)




图 34. Current Path During Reverse Battery

For more information on reverse battery protection, refer to TI's *Reverse Battery Protection for High Side Switches* application note.

#### 9.3.1.5 Fault Event – Timing Diagrams - Version A and B

注

All timing diagrams assume that the SEL1 pin is low.

The LATCH, DIA\_EN, and EN pins are controlled by the user. The timing diagrams represent a possible use-case.



## Feature Description (接下页)




图 35. Current Limit – Version A and B - Latched Behavior

### Feature Description (接下页)




图 36. Current Limit - Version A and B - LATCH = 0

When the switch retries after a shutdown event, the SNS fault indication will remain until  $V_{OUT}$  has risen to  $V_{BB}$  – 1.8 V. Once  $V_{OUT}$  has risen, the SNS fault indication is reset and current sensing is available. If there is a short-to-ground and  $V_{OUT}$  is not able to rise, the SNS fault indication will remain indefinitely.  $\mathbb{R}$  37 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry.


注

8 37 assumes that  $t_{\text{RETRY}}$  has expired by the time that  $T_{\text{J}}$  reaches the hysteresis threshold.

LATCH = 0 V and DIA\_EN = 5 V



### Feature Description (接下页)



#### 图 37. Fault Indication During Retry

#### 9.3.1.6 Fault Event – Timing Diagrams - Version F

TPS1HB08-Q1 device version F will follow the same timing and fault diagrams as described in *Fault Event* – *Timing Diagrams* - *Version A and B*, with the only difference being the behavior of the FLT pin. For each diagram, if version F is used, it will indicate fault in the same cases as the SNS pin. In every diagram, when the SNS pin outputs I<sub>SNSFH</sub>, the FLT pin will go to an open drain state to indicate fault as well.

#### 9.3.2 Diagnostic Mechanisms

#### 9.3.2.1 VOUT Short-to-Battery and Open-Load

The TPS1HB08-Q1 is capable of detecting short-to-battery and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods.

#### 9.3.2.1.1 Detection With Switch Enabled


When the switch is enabled, the VOUT short-to-battery and open-load conditions can be detected by the current sense feature. In both cases, the load current will be measured through the SNS pin as below the expected value.



### Feature Description (接下页)

#### 9.3.2.1.2 Detection With Switch Disabled

While the switch is disabled, if DIA\_EN is high, an internal comparator will detect the condition of  $V_{OUT}$ . If the load is disconnected (open load condition) or there is a short to battery the  $V_{OUT}$  voltage will be higher than the open load threshold ( $V_{OL,off}$ ) and a fault is indicated on the SNS pin and the FLT pin on version F. An internal pull-up of 1 M $\Omega$  is in series with an internal MOSFET switch, so no external component is required if a completely open load must be detected. However, if there is significant leakage or other current draw even when the load is disconnected, a lower value pull-up resistor and switch can be added externally to set the  $V_{OUT}$  voltage above the  $V_{OL,off}$  during open load conditions.



This figure assumes that the device ground and the load ground are at the same potential. In a real system, there may be a ground shift voltage of 1 V to 2 V.

#### 图 38. Short to Battery and Open Load Detection

The detection circuitry is only enabled when DIA\_EN = HIGH and EN = LOW. If  $V_{OUT} > V_{OL}$ , the SNS pin will go to the fault level, but if  $V_{OUT} < V_{OL}$  there will be no fault indication. The fault indication will only occur if the SEL1 pin is low.

While the switch is disabled and DIA\_EN is high, the fault indication mechanisms will continuously represent the present status. For example, if  $V_{OUT}$  decreases from greater than  $V_{OL}$  to less than  $V_{OL}$ , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA\_EN or the rising edge of EN.



### Feature Description (接下页)




图 39. Open Load

### 9.3.2.2 SNS Output

The SNS output may be used to sense the load current if the SEL1 pin is low and there is no fault or device temperature if the SEL1 pin is high and there is no fault. The sense circuit will provide a current that is proportional to the selected parameter. This current will be sourced into an external resistor to create a voltage that is proportional to the selected parameter. This voltage may be measured by an ADC or comparator. In addition, the SNS pin can be used to measure the FET temperature.

To ensure accurate sensing measurement, the sensing resistor should be connected to the same ground potential as the  $\mu$ C ADC.

PARAMETER	TRANSFER FUNCTION
Load current	$I_{SNSI} = I_{OUT} / K_{SNS} = I_{OUT} / 5000$
Device temperature	$I_{SNST} = (T_J - 25^{\circ}C) \times dI_{SNST} / dT + 0.85$

#### 表 3. Analog Sense Transfer Function

The SNS output will also be used to indicate system faults.  $I_{SNS}$  will go to the predefined level,  $I_{SNSFH}$ , when there is a fault.  $I_{SNSFH}$ ,  $dI_{SNSFH}$ ,  $dI_{SNSFH}$ , and  $K_{SNS}$  are defined in the *Specifications* section.

Device version F does not have the capability to measure device temperature, so can only measure load current.

#### 9.3.2.2.1 R<sub>SNS</sub> Value

The following factors should be considered when selecting the R<sub>SNS</sub> value:

- Current sense ratio (K<sub>SNS</sub>)
- Largest and smallest diagnosable load current required for application operation
- Full-scale voltage of the ADC
- Resolution of the ADC

For an example of selecting R<sub>ISNS</sub> value, reference *R<sub>ILIM</sub> Calculation* in the applications section of this datasheet.

#### 9.3.2.2.1.1 High Accuracy Load Current Sense

In many automotive modules, it is required that the high-side switch provide diagnostic information about the downstream load. With more complex loads, high accuracy sensing is required. A few examples follow:

- LED lighting: In many architectures, the body control module (BCM) must be compatible with both incandescent bulbs and also LED modules. The bulb may be relatively simple to diagnose. However, the LED module will consume less current and also can include multiple LED strings in parallel. The same BCM is used in both cases, so the high-side switch can accurately diagnose both load types.
- **Solenoid protection**: Often solenoids are precisely controlled by low-side switches. However, in a fault event, the low-side switch cannot disconnect the solenoid from the power supply. A high-side switch can be used to continuously monitor several solenoids. If the system current becomes higher than expected, the high-side switch can disable the module.

#### 9.3.2.2.1.2 SNS Output Filter

To achieve the most accurate current sense value, it is recommended to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in 🕅 43 with typical values for the resistor and capacitor. The designer should select a C<sub>SNS</sub> capacitor value based on system requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient response.
- The ADC and microcontroller can also be used for filtering. It is recommended that the ADC collects several measurements of the SNS output. The median value of this data set should be considered as the most accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier data.

#### 9.3.2.3 Fault Indication and SNS Mux

The following faults will be communicated through the SNS output:

- Switch shutdown, due to:
  - Thermal Shutdown
  - Current limit
- Open-Load and V<sub>OUT</sub> shorted-to-battery

Open-load and Short-to-battery are not indicated while the switch is enabled, although these conditions can still be detected through the sense current. Hence, if there is a fault indication while the channel is enabled, then it must be either due to an overcurrent or overtemperature event.

The SNS pin will only indicate the fault if the SEL1 pins is low. When the SEL1 pin is high and the device is set to measure temperature, the pin will be measuring the channel FET temperature.

For device version F, the FLT pin will pull low when the device is in any of these fault states.



#### 表 4. Device Version A/B SNS Mux

INPUTS			OUTPUTS
DIA_EN	SEL1	FAULT DETECT <sup>(1)</sup>	SNS
0	Х	Х	High-z
1	0	0	Output current
1	1	0	Device temperature
1	0	1	I <sub>SNSFH</sub>
1	1	1	Device temperature

For device version F, the SEL1 pin has no functionality so the device cannot output a temperature sense current. In this case, SEL1 should be connected to ground through an R<sub>PROT</sub> resistor and the SNS behavior will follow the table below.

表 5. Device	Version F	SNS Mux
-------------	-----------	---------

INPUTS			OUTPU	ITS
DIA_EN	SEL1	FAULT DETECT <sup>(1)</sup>	SNS	FLT <sup>(2)</sup>
0	Х	Х	High-z	High-z
1	Х	0	Output current	High-z
1	Х	1	I <sub>SNSFH</sub>	Open-drain

#### 9.3.2.4 Resistor Sharing

Multiple high-side devices may use the same SNS resistor as shown in 🛿 40. This reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.




图 40. Sharing R<sub>SNS</sub> Among Multiple Devices

- (1) Fault Detect encompasses multiple conditions:
  (a) Switch shutdown and waiting for retry
  (b) Open Load and Short To Battery
- (1) Fault Detect encompasses multiple conditions:
   (a) Switch shutdown and waiting for retry
  - (b) Open Load / Short To Battery
- (2) Version F Only

版权 © 2019-2020, Texas Instruments Incorporated




# TPS1HB08-Q1

ZHCSJP9C-MAY 2019-REVISED JANUARY 2020

#### www.ti.com.cn

### 9.3.2.5 High-Frequency, Low Duty-Cycle Current Sensing

Some applications will operate with a high-frequency, low duty-cycle PWM or require fast settling of the SNS output. For example, a 250 Hz, 5% duty cycle PWM will have an on-time of only 200  $\mu$ s that must be accommodated. The micro-controller ADC may sample the SNS signal after the defined settling time t<sub>SNSION3</sub>.



### 图 41. Current Sensing in Low-Duty Cycle Applications

### 9.4 Device Functional Modes

During typical operation, the TPS1HB08-Q1 can operate in a number of states that are described below and shown as a state diagram in ₹ 42.

### 9.4.1 Off

Off state occurs when the device is not powered.

#### 9.4.2 Standby

Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in Standby mode.

#### 9.4.3 Diagnostic

Diagnostic state may be used to perform diagnostics while the switch is disabled.

#### 9.4.4 Standby Delay

The Standby Delay state is entered when EN and DIA\_EN are low. After t<sub>STBY</sub>, if the EN and DIA\_EN pins are still low, the device will go to Standby State.

#### 9.4.5 Active

In Active state, the switch is enabled. The diagnostic functions may be turned on or off during Active state.



### Device Functional Modes (接下页)

#### 9.4.6 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the EN pin is high, the switch will re-enable. If the EN pin is low, the switch will remain off.




图 42. State Diagram


### **10** Application and Implementation

#### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### **10.1** Application Information

8 43 shows the schematic of a typical application for version A or B of the TPS1HB08-Q1. It includes all standard external components. This section of the datasheet discusses the considerations in implementing commonly required application functionality. Version F of the device will replace the ILIM pin with the open drain FLT pin. In this case, the FLT pin must be connected to a 5 V rail through a 10 k $\Omega$  pull up resistor.



With the ground protection network, the device ground will be offset relative to the microcontroller ground.

图 43. System Diagram

COMPONENT	TYPICAL VALUE	PURPOSE	
R <sub>PROT</sub>	15 kΩ	Protect microcontroller and device I/O pins	
R <sub>SNS</sub>	1 kΩ	Translate the sense current into sense voltage	
C <sub>SNS</sub>	100 pF - 10 nF	Low-pass filter for the ADC input	
R <sub>GND</sub>	4.7 kΩ	Stabilize GND potential during turn-off of inductive load	
D <sub>GND</sub>	BAS21 Diode	Protects device during reverse battery	
R <sub>ILIM</sub>	5 kΩ - 25 kΩ	Set current limit threshold	
C <sub>VBB1</sub>	4.7 nF to Device GND	Filtering of voltage transients (for example, ESD, ISO7637-2) and improved emissions	

#### 表 6. Recommended External Components



#### Application Information (接下页)

COMPONENT	TYPICAL VALUE	PURPOSE
C <sub>VBB2</sub>	220 nF to Module GND	Stabilize the input supply and filter out low frequency noise.
C <sub>OUT</sub>	220 nF	Filtering of voltage transients (for example, ESD, ISO7637-2)

表 6. Recommended External Components (接下页)

#### **10.1.1 Ground Protection Network**

As discussed in the *Reverse Battery* section,  $D_{GND}$  may be used to prevent excessive reverse current from flowing into the device during a reverse battery event. Additionally,  $R_{GND}$  is placed in parallel with  $D_{GND}$  if the switch is used to drive an inductive load. The ground protection network ( $D_{GND}$  and  $R_{GND}$ ) may be shared amongst multiple high-side switches.

A minimum value for  $R_{GND}$  may be calculated by using the absolute maximum rating for  $I_{GND}$ . During the reverse battery condition,  $I_{GND} = V_{BB} / R_{GND}$ :

$$R_{GND} \ge V_{BB} / I_{GND}$$

• Set  $I_{GND} = -50$  mA (absolute maximum rating)

 $R_{GND} \ge -13.5 \text{ V} / -50 \text{ mA} = 270 \Omega$ 

In this example, it is found that  $R_{GND}$  must be at least 270  $\Omega$ . It is also necessary to consider the power dissipation in  $R_{GND}$  during the reverse battery event:

$$P_{RGND} = V_{BB}^2 / R_{GND}$$

 $P_{RGND} = (13.5 \text{ V})^2 / 270 \Omega = 0.675 \text{ W}$ 

In practice, R<sub>GND</sub> may not be rated for such a high power. In this case, a larger resistor value should be selected.

#### **10.1.2** Interface With Microcontroller

The ground protection network will cause the device ground to be at a higher potential than the module ground (and microcontroller ground). This offset will impact the interface between the device and the microcontroller.

Logic pin voltage will be offset by the forward voltage of the diode. For input pins (for example, EN), the designer must consider the  $V_{IH}$  specification of the switch and the  $V_{OH}$  specification of the microcontroller. For a system that *does not* include  $D_{GND}$ , it is required that  $V_{OH} > V_{IH}$ . For a system that *does* include  $D_{GND}$ , it is required that  $V_{OH} > V_{IH}$ . For a system that *does* include  $D_{GND}$ , it is required that  $V_{OH} > V_{IH}$ .

The sense resistor,  $R_{SNS}$ , should be terminated to the microcontroller ground. In this case, the ADC can accurately measure the SNS signal even if there is an offset between the microcontroller ground and the device ground.

#### 10.1.3 I/O Protection

 $R_{PROT}$  is used to protect the microcontroller I/O pins during system-level voltage transients such as ISO pulses or reverse battery. The SNS pin voltage can exceed the ADC input pin maximum voltage if the fault or saturation current causes a high enough voltage drop across the sense resistor. If that can occur in the design (for example, by switching to a high value  $R_{SNS}$  to improve ADC input level), then an appropriate external clamp has to be designed to prevent a high voltage at the SNS output and the ADC input.

#### 10.1.4 Inverse Current

Inverse current occurs when 0 V <  $V_{BB}$  <  $V_{OUT}$ . In this case, current may flow from  $V_{OUT}$  to  $V_{BB}$ . Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the  $V_{BB}$  node has a transient droop,  $V_{OUT}$  may be greater than  $V_{BB}$ .

The TPS1HB08-Q1 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current may pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.

(2)

(3)



#### 10.1.5 Loss of GND

The ground connection may be lost either on the device level or on the module level. If the ground connection is lost, the switch will be disabled. If the switch was already disabled when the ground connection was lost, the switch will remain disabled. When the ground is reconnected, normal operation will resume.

#### 10.1.6 Automotive Standards

The TPS1HB08-Q1 is designed to be protected against all relevant automotive standards to ensure reliable operations when connected to a 12-V automotive battery.

### 10.1.6.1 ISO7637-2

The TPS1HB08-Q1 is tested according to the ISO7637-2:2011 (E) standard. The test pulses are applied both with the switch enabled and disabled. The test setup includes only the DUT and minimal external components:  $C_{VBB}$ ,  $C_{OUT}$ ,  $D_{GND}$ , and  $R_{GND}$ .

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as: "The function does not perform as designed during the test but returns automatically to normal operation after the test". See 表 7 for ISO7637-2:2011 (E) expected results.

TEST PULSE SEVERITY LEVEL WITH STATUS II FUNCTIONAL PERFORMANCE		MINIMUM NUMBER OF PULSES OR TEST	BURST CYCLE / PULSE REPETITION TIME		
PULSE	LEVEL	US	TIME	MIN	MAX
1	III	–112 V	500 pulses	0.5 s	
2a <sup>(1)</sup>	III	+55 V	500 pulses	0.20	5 s
2b	IV	+10 V	10 pulses	0.5 s	5 s
3a	IV	–220 V	1 hour	90 ms	100 ms
3b	IV	+150 V	1 hour	90 ms	100 ms

#### 表 7. ISO7637-2:2011 (E) Results

(1) 1  $\mu F$  capacitance on  $C_{VBB}$  is required for passing level 3 ISO7637 pulse 2 A.

### 10.1.6.2 TPS1HB08-Q1 AEC-Q100-012 Short Circuit Reliability

The TPS1HB08-Q1 is tested according to the AEC-Q100-012 Short Circuit Reliability standard. This test is performed to demonstrate the robustness of the device against  $V_{OUT}$  short-to-ground events. Test conditions and test procedures are summarized in . For further details, refer to the AEC-Q100-012 standard document.

Test conditions:

- LATCH = 0 V
- 10 units from 3 separate lots for a total of 30 units.
- $L_{supply} = 5 \ \mu H, \ R_{supply} = 10 \ m\Omega$
- V<sub>BB</sub> = 14 V

### Test procedure:

- Parametric data is collected on each unit pre-stress
- Each unit is enabled into a short-circuit with the required short circuit cycles or duration as specified
- Functional testing is performed on each unit post-stress to verify that the part still operates as expected

The cold repetitive test is run at 85°C which is the worst case condition for the device to sustain a short circuit. The cold repetitive test refers to the device being given time to cool down between pulses, rather than being run at a cold temperature. The load short circuit is the worst case situation, since the energy stored in the cable inductance can cause additional harm. The fast response of the device ensures current limiting occurs quickly and at a current close to the load short condition. In addition, the hot repetitive test is performed as well.



TPS1HB08-Q1 ZHCSJP9C – MAY 2019 – REVISED JANUARY 2020

www.ti.com.cn

TEST	LOCATION OF SHORT	DEVICE VERSION	NO. OF CYCLES / DURATION	NO. OF UNITS	NO. OF FAILS		
Cold Repetitive - Long Pulse	Load Short Circuit, $L_{short} = 5 \ \mu$ H, $R_{short} = 50 \ m\Omega$ , $T_A = -40^{\circ}$ C	F	100 k cycles	30	0		
Cold Repetitive - Long Pulse - Load Short <sup>(1)</sup>	Load Short Circuit, $L_{short} = 5 \ \mu H$ , $R_{short} = 200 \ m\Omega$ , $T_A = 85^{\circ}C$	F	100 k cycles	30	0		
Cold Repetitive - Long Pulse - Load Short <sup>(1)</sup>	Load Short Circuit, $L_{short} = 5 \ \mu H$ , $R_{short} = 200 \ m\Omega$ , $T_A = -40^{\circ}C$	F	100 k cycles	30	0		
Cold Repetitive - Long Pulse - Terminal Short	Load Short Circuit, $L_{short}$ < 1 $\mu$ H, $R_{short}$ < 20 m $\Omega$ , $T_A$ = 85°C	F	100 k cycles	30	0		
Hot Repetitive - Long Pulse	Load Short Circuit, $L_{short} = 5 \ \mu H$ , $R_{short} = 100 \ m\Omega$ , $T_A = 25^{\circ}C$	F	100 hours	30	0		

#### 表 8. AEC-Q100-012 Test Results

(1) For Cold Repetitive short, 200 m $\Omega$  R<sub>short</sub> is used so that the device is at a higher junction temperature before the short circuit event, increasing the harshness of the test.

#### 10.1.7 Thermal Information

When outputting current, the TPS1HB08-Q1 will heat up due to the power dissipation. The transient thermal impedance curve can be used to determine the device temperature during a pulse of a given length. This  $Z_{\theta JA}$  value corresponds to a JEDEC standard 2s2p thermal test PCB with thermal vias.




图 44. TPS1HB08-Q1 Transient Thermal Impedance

#### **10.2 Typical Application**

This application example demonstrates how the TPS1HB08-Q1 device can be used to power resistive heater loads in automotive seats. In this example, we consider a heater load that is powered by the device. This is just one example of the many applications where this device can fit.


TPS1HB08-Q1 ZHCSJP9C-MAY 2019-REVISED JANUARY 2020

www.ti.com.cn

**ISTRUMENTS** 

EXAS

## Typical Application (接下页)



#### 图 45. Block Diagram for Powering Heater Load

#### 10.2.1 Design Requirements

For this design example, use the input parameters shown in  $\frac{1}{5}$  9.

夜 9. Design Farameters				
DESIGN PARAMETER	EXAMPLE VALUE			
V <sub>BB</sub>	13.5 V			
Load - Heater	130 W max			
Load Current Sense	100 mA to 20 A			
I <sub>LIM</sub>	12 A			
Ambient temperature	70°C			
$R_{ ext{ heta}JA}$	32.6°C/W (depending on PCB)			
Device Version	А			

# 表 9 Design Parameters

### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Thermal Considerations

The 130 W heater load will cause a DC current in the channel under maximum load power condition of around 9.6 A. Therefore, this current at 13.5 V will assume worst case heating.

Power dissipation in the switch is calculated in  $\Delta \vec{x}$  4. R<sub>ON</sub> is assumed to be 16 m $\Omega$  because this is the maximum specification at high temperature. In practice, R<sub>ON</sub> will almost always be lower.

TEXAS INSTRUMENTS

www.ti.com.cn

 $P_{FET} = I^2 \times R_{ON}$  $P_{FET} = (9.6 \text{ A})^2 \times 16 \text{ m}\Omega = 1.47 \text{ W}$ 

This means that the maximum FET power dissipation is 1.47 W. The junction temperature of the device can be calculated using  $\Delta \pm 6$  and the R<sub>0JA</sub> value from the *Specifications* section.

$$T_{J} = T_{A} + R_{0JA} \times P_{FET}$$

$$T_{J} = 70^{\circ}C + 32.6^{\circ}C/W \times 1.47 W = 117.9^{\circ}C$$
(6)

The maximum junction temperature rating for the TPS1HB08-Q1 is  $T_J = 150^{\circ}$ C. Based on the above example calculation, the device temperature will stay below the maximum rating even at this high level of current.

#### 10.2.2.2 R<sub>ILIM</sub> Calculation

In this application, the TPS1HB08-Q1 must allow for the maximum DC current with margin but minimize the energy in the switch during a fault condition by minimizing the current limit. For this application, the best I<sub>LIM</sub> set point is approximately 12 A.  $\Delta \pm$  7 allows you to calculate the R<sub>ILIM</sub> value that is placed from the I<sub>LIM</sub> pins to V<sub>BB</sub>. R<sub>ILIM</sub> is calculated in k $\Omega$ .

$$R_{ILIM} = K_{CL} / I_{CL}$$
(7)

Because this device is version A, the K<sub>CL</sub> value in the Specifications section is 160 A × k $\Omega$ .

(8)

(4)

(5)

For a I\_LIM of 12 A, the R\_ILIM value should be set at around 13.3  $k\Omega$ 

### 10.2.2.3 Diagnostics

If the resistive heating load is disconnected (heater malfunction), an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS1HB08-Q1 device. Under open load condition, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

#### 10.2.2.3.1 Selecting the R<sub>ISNS</sub> Value

 $R_{IIIM} = 160 (A \times k\Omega) / 12 A = 13.3 k\Omega$ 

 $\frac{10}{10}$  shows the requirements for the load current sense in this application. The K<sub>SNS</sub> value is specified for the device and can be found in the *Specifications* section.

PARAMETER	EXAMPLE VALUE						
Current Sense Ratio (K <sub>SNS</sub> )	5000						
Largest diagnosable load current	20 A						
Smallest diagnosable load current	100 mA						
Full-scale ADC voltage	5 V						
ADC resolution	10 bit						

表 10. R<sub>SNS</sub> Calculation Parameters

The load current measurement requirements of 20 A ensures that even in the event of a overcurrent surpassing the set current limit, the MCU can register and react by shutting down the TPS1HB08-Q1, while the low level of 100 mA allows for accurate measurement of low load currents.

The R<sub>SNS</sub> resistor value should be selected such that the largest diagnosable load current puts V<sub>SNS</sub> at about 95% of the ADC full-scale. With this design, any ADC value above 95% can be considered a fault. Additionally, the R<sub>SNS</sub> resistor value should ensure that the smallest diagnosable load current does not cause V<sub>SNS</sub> to fall below 1 LSB of the ADC. With the given example values, a 1.2-kΩ sense resistor satisfies both requirements shown in  $\overline{\mathbf{x}}$  11.

LOAD (A)	SENSE RATIO	I <sub>SNS</sub> (mA)	R <sub>SNS</sub> (Ω)	V <sub>SNS</sub> (V)	% of 5-V ADC					
0.1	5000	0.02	1200	0.024	0.5%					
20	5000	4	1200	4.800	96.0%					

#### 表 11. V<sub>SNS</sub> Calculation

TPS1HB08-Q1

ZHCSJP9C-MAY 2019-REVISED JANUARY 2020



www.ti.com.cn

### **10.3 Typical Application**

This application example demonstrates how the TPS1HB08-Q1 device can be used to power bulb loads in automotive headlights. In this example, we consider a 65 W bulb that is powered by the device. This is just one example of the many applications where this device can fit.




图 46. Block Diagram for Driving Bulb Load

### 10.3.1 Design Requirements

For this design example, use the input parameters shown in 表 12.

表 1	2. De	sign	Paran	neters
-----	-------	------	-------	--------


DESIGN PARAMETER	EXAMPLE VALUE
V <sub>BB</sub>	16 V
Load - Bulb	65 W W max
Fixed I <sub>LIM</sub>	94 A
Ambient temperature	25°C
Bulb Temperature in Chamber	-40°C
Cable Impedance from Device to Bulb	65 mΩ
Device Version	F

#### 10.3.2 Detailed Design Procedure

The typical bulb test setup is where the device is at 25°C and the bulb is in a temperature chamber at -40°C. The bulb needs to be kept at -40°C so that the impedance is very low and the inrush current will be the highest. The impedance of the cables is important because it will change the inrush current of the bulb as well. The F version of the TPS1HB08-Q1 has a very high fixed current limit so that the inrush current of the bulb can be passed without limitation.



www.ti.com.cn



#### 10.3.3 Application Curves

图 47. TPS1HB08-Q1 Version F 65W Bulb Turn On

### 11 Power Supply Recommendations

The TPS1HB08-Q1 device is designed to operate in a 12-V automotive system. The nominal supply voltage range is 6 V to 18 V as measured at the  $V_{BB}$  pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. When operating outside of the nominal voltage range but within the operating voltage range, the device will exhibit normal functional behavior. However, parametric specifications may not be specified outside the nominal supply voltage range.

表 13. Operating Voltage Range	表 13.	Operating	Voltage I	Range
-------------------------------	-------	-----------	-----------	-------

V <sub>BB</sub> Voltage Range	Note
3 V to 6 V	Transients such as cold crank and start-stop, functional operation are specified but some parametric specifications may not apply. The device is completely short-circuit protected up to 125°C
6 V to 18 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C
18 V to 40 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications may not apply

### 12 Layout

### 12.1 Layout Guidelines

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour may extend beyond the package dimensions as shown in the example below. In addition to this, it is recommended to also have a  $V_{BB}$  plane either on one of the internal PCB layers or on the bottom layer.

Vias should connect this plane to the top  $V_{BB}$  pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the R<sub>ILIM</sub> is far from the pins and extra parasitics are introduced.

### 12.2 Layout Example

The layout example is for device versions A/B.For device version F, the ILIM pin will be replaced by the FLT pin.




图 48. 16-PWP Layout Example



#### www.ti.com.cn

### 13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

请参阅如下相关文档:

- TI《如何利用智能高侧开关驱动电感、电容和照明负载》
- TI《智能电源开关的短路可靠性测试》
- TI《适用于高侧开关的反向电池保护》
- TI《智能电源开关的可调电流限制》

#### 13.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 13.3 支持资源

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 13.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 13.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS1HB08AQPWPRQ1	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08A
TPS1HB08AQPWPRQ1.A	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08A
TPS1HB08AQPWPRQ1.B	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS1HB08BQPWPRQ1	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08B
TPS1HB08BQPWPRQ1.A	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08B
TPS1HB08BQPWPRQ1.B	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS1HB08FQPWPRQ1	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08F
TPS1HB08FQPWPRQ1.A	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	ROHS Exempt	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB08F
TPS1HB08FQPWPRQ1.B	Active	Production	HTSSOP (PWP)   16	3000   LARGE T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative



www.ti.com

### PACKAGE OPTION ADDENDUM

18-Jul-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HB08AQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB08BQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB08FQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB08FQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1HB08AQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB08BQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB08FQPWPRQ1	HTSSOP	PWP	16	3000	367.0	367.0	38.0
TPS1HB08FQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0

### **GENERIC PACKAGE VIEW**

### **PWP 16**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **PWP0016M**



### **PACKAGE OUTLINE**

### **PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PowerPAD is a trademark of Texas Instruments.

# **PWP0016M**

# **EXAMPLE BOARD LAYOUT**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




## **PWP0016M**

# **EXAMPLE STENCIL DESIGN**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



### 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司