







TMUXHS221LV ZHCSSN8 - JULY 2023

# TMUXHS221LV USB 2.0 480Mbps 2:1 或 1:2 多路复用器或多路信号分离器开关

## 1 特性

- 与 USB 2.0 以及 eUSB2 LS、FS 和 HS 物理层兼
- 支持高达 3Gbps 差分信号的开关
- 可支持高达 3.3V 的大多数 CMOS 信号的模拟开关
- 数据引脚可承受 5V 电压
- $V_{I/O} = 0 V$  时,RON 低至  $3\Omega$
- 高 -3dB 带宽为 3.3GHz
- 非常适合 240MHz 下的 USB 2.0 或 eUSB2 HS 信号:
  - 插入损耗 = -0.4dB
  - 回损 = -22dB
  - 关断隔离或串扰 = -32dB
- 超低的垂直和水平 USB 2.0 HS 眼图衰减
- 1.8V 电源电压
- 1.2V 或 1.8V 控制逻辑输入
- 工业级工作温度范围: -40°C 至 125°C
- 小型 10 引脚 1.8 mm × 1.4 mm UQFN 封装
- 具有多个源的引脚对引脚和 BOM 对 BOM

### 2 应用

- PC 和笔记本电脑
- 游戏、电视、家庭影院和娱乐系统
- 数据中心和企业级计算
- 医疗应用
- 测试和测量
- 工厂自动化和控制
- 手机和平板电脑

## 3 说明

TMUXHS221LV 是一款针对 USB 2.0 以及 eUSB2 LS、FS 和 HS 信号传输进行优化的高速双向 2:1 或 1:2 多路复用器或多路信号分离器。TMUXHS221LV 是 一款适用于诸多数据速率高达 3Gbps 的高速接口的模 拟无源开关。TMUXHS221LV 支持电压范围为 -0.3V 至 3.6V 的差分或单端 CMOS 信号传输。


TMUXHS221LV 的出色高速性能可将 USB 2.0 或 eUSB2 HS 信号眼图的衰减降至超低水平,而且通道 导通电阻、高带宽、低反射和低附加抖动也非常低。该 器件经过优化,可实现出色的高频响应,因而可以更轻 松地通过 USB 2.0 HS 电气合规性测试。该器件的数据 路径也经过匹配,可实现出色的差分对内延迟性能。

TMUXHS221LV 的工作温度范围适用于多种严苛应 用,包括工业和高可靠性用例。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
TMUXHS221LV	NKG ( UQFN , 10 )	1.8 mm x 1.4 mm

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。





## **Table of Contents**

1 特性 1	7.2 Functional Block Diagram	9
2 应用1	7.3 Feature Description	
3 说明1	7.4 Device Functional Modes	
4 Revision History2	8 Application and Implementation	
5 Pin Configuration and Functions3	8.1 Application Information	
6 Specifications4	8.2 Typical Applications	
6.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations	14
6.2 ESD Ratings4	8.4 Layout	14
6.3 Recommended Operating Conditions4	9 Device and Documentation Support	15
6.4 Thermal Information4	9.1 Related Documentation	15
6.5 Electrical Characteristics5	9.2 接收文档更新通知	15
6.6 High-Speed Performance Parameters5	9.3 支持资源	15
6.7 Switching Characteristics5	9.4 Trademarks	15
6.8 Typical Characteristics – S-Parameters6	9.5 静电放电警告	15
6.9 Typical Characteristics – R <sub>ON</sub> 7	9.6 术语表	15
6.10 Typical Characteristics – Eye Diagrams	10 Mechanical, Packaging, and Orderable	
7 Detailed Description9	Information	15
7.1 Overview9		

# **4 Revision History**

DATE	REVISION	NOTES
July 2023	*	Initial Release

Product Folder Links: TMUXHS221LV



# **5 Pin Configuration and Functions**




图 5-1. TMUXHS221LV NKG Package, 10-Pin UQFN (Top View)

表 5-1. Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	1166,7	DESCRIPTION	
D+	1	I/O	Data signals Common Port, positive	
D-	2	I/O	Data signals Common Port, negative	
DA+	5	I/O	Data signals Port A, positive	
DA-	4	I/O	Data signals Port A, negative	
DB+	7	I/O	Data signals Port B, positive	
DB-	6	I/O	Data signals Port B, negative	
SEL	10	IN	Switch control configuration signal as provided in 表 7-1.	
OEn	8	IN	- Switch configuration signal as provided in 表 7-1.	
VCC	9	Р	1.8 V power supply	
GND	3	G	Ground	

(1) IN = input, I/O = input or output, P = power, G = ground



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V <sub>CC-ABSMAX</sub>	Supply voltage		-0.5	2.4	V	
V <sub>I/O-ABSMAX</sub>	Voltage	Data pins		-0.5	5.5	V
V <sub>IN-ABSMAX</sub>	Voltage	Control pins		-0.5	4	V
I <sub>I/O-ABSMAX</sub>	I <sub>I/O-ABSMAX</sub> ON-state switch current Data pins				100	mA
T <sub>J-ABSMAX</sub>	Junction temperature		-40	125	°C	
T <sub>STG</sub>	Storage temperature		-65	150	°C	

<sup>(1)</sup> Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 6.2 ESD Ratings

				VALUE	UNIT
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V <sub>ESD</sub>   Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±5000	V	
"		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	<b>v</b>	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
vcc	Supply voltage	DC plus AC power should not exceed these limits	1.62	1.8	1.98	V
VCC <sub>RAMP</sub>	Supply voltage ramp time	·	0.1		100	ms
V <sub>I/O</sub>	Voltage range for data signals (V <sub>I/O</sub> )	D, DA, DB	-0.3		3.6	V
V <sub>IN</sub>	Voltage range for control signals (V <sub>IN</sub> )	OEn, SEL	-0.3		3.6	V
TJ	Junction temperature				125	°C
T <sub>A</sub>	Operating free-air/ambient temperature		-40		125	°C

#### **6.4 Thermal Information**

		TMUXHS221LV	
	THERMAL METRIC <sup>(1)</sup>	NKG (UQFN)	UNIT
		10 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance - High K	225.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	93.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	147.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	3.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	147.1	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## **6.5 Electrical Characteristics**

over operating free-air temperature and supply voltage range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC</sub>	Device active current	OEn = L		10	17	μA
I <sub>STDN</sub>	Device shutdown current	OEn = H		0.5	3	μΑ
C <sub>ON</sub>	Output ON capacitance to GND	OEn = L		1.4		pF
D	Channel ON resistance	$V_{I/O} = 0 \text{ V}$ , $I_O = -8 \text{ mA}$		3	5.4	Ω
R <sub>ON</sub>	Channel On resistance	$V_{I/O} = 2.4 \text{ V}, I_O = -8 \text{ mA}$		3.9	8	Ω
R <sub>ON,FLAT</sub>	Channel ON resistance flatness defined as difference of R <sub>ON</sub> over input voltage range	$V_{I/O} = 0 \text{ V} \text{ and } V_{I/O} = 2.4 \text{ V}; I_O = -8 \text{ mA}$		1		Ω
A.D.	On-resistance match between pairs for the same channel at same $V_{I/O}$ , VCC and $T_{A_{\rm s}}$	V <sub>I/O</sub> = 0 V; I <sub>O</sub> = -8 mA		0.2		Ω
$\Delta R_{ON}$		V <sub>I/O</sub> = 2.4 V; I <sub>O</sub> = -8 mA		0.2		Ω
V <sub>IH</sub>	Input high voltage, control pins (OEn, SEL)		0.9		3.6	V
$V_{IL}$	Input low voltage, control pins (OEn, SEL)		-0.3		0.25	
I <sub>IH,IN</sub>	Input high current, control pins (OEn, SEL)	V <sub>IN</sub> = 3.6 V			8	μA
I <sub>IL,IN</sub>	Input low current, control pins (OEn, SEL)	V <sub>IN</sub> = 0 V			0.2	μA
I <sub>I/O,H</sub>	Input high current, data pins (Dx, DAx, DBx)	V <sub>I/O</sub> = 3.6 V			5	μA
I <sub>I/O,L</sub>	Input low current, data pins (Dx, DAx, DBx)	V <sub>I/O</sub> = 0 V			0.2	μA
I <sub>HIZ,I/O</sub>	Leakage current through turned off switch	OEn = H; V <sub>I/O</sub> = 3.6 V			8	μΑ
I <sub>OFF,IN</sub>	Failsafe leakage current for control pins (IN)	VCC = 0 V, V <sub>IN</sub> = 1.98 V			12	μΑ
I <sub>OFF,I/O</sub>	Failsafe leakage current for data pins (I/O)	VCC = 0 V, V <sub>I/O</sub> = 3.6 V			12	μA

## **6.6 High-Speed Performance Parameters**

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
BW	-3-dB bandwidth	Relative to DC		3.3		GHz
	Differential insertion loss	f = 10 MHz		-0.3		dB
'L	Differential Insertion loss	f = 240 MHz		-0.4		uБ
R <sub>L</sub>	Differential return loss	f = 10 MHz		-32		dB
	Differential return loss	f = 240 MHz		-22		uБ
0	Differential OFF isolation (D to	f = 10 MHz		-60		dB
O <sub>IRR</sub>	DA/DB)	f = 240 MHz		-32		uБ
	Single-Ended cross-talk (in	f = 10 MHz		-60		dB
XT	between D+ and D- or DA+ and DA- or DB+ and DB-)	f = 240 MHz		-41		dB
XT_diff	Differential cross-talk (DA to DB or	f = 10 MHz		-64		dB
	DB to DA)	f = 240 MHz		-32		dB


## **6.7 Switching Characteristics**

over operating free-air temperature and supply voltage range (unless otherwise noted)

	PARAMETER		MIN	TYP	MAX	UNIT
t <sub>PD</sub>	Switch propagation delay			60	80	ps
t <sub>SW</sub>	Switching time CTRL-to-Switch ON (SEL toggles in between H, L)	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF			1.5	μs
t <sub>OFF</sub>	Time required for device ON-to-OFF transition (OEn = L to H)	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF			0.5	μs
t <sub>ON</sub>	Time required for device OFF-to-ON transition (OEn = H to L)	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 10 pF			32	μs
t <sub>SK_INTRA</sub>	Intra-pair output skew between positive and negative for same differential channel	For Dx to DAx or DBx channels		3	10	ps
t <sub>SK_INTER</sub>	Inter-pair output skew between channels	For Dx to DAx or DBx channels		1	10	ps




## **6.8 Typical Characteristics – S-Parameters**



# 6.9 Typical Characteristics – R<sub>ON</sub>

图 6-4, 图 6-5, and 图 6-6 show switch ON resistance R<sub>ON</sub> versus common mode voltage VCM, supply voltage VCC, and ambient temperature respectively. All curves are at nominal PVT conditions unless specified.





## 6.10 Typical Characteristics - Eye Diagrams

8 6-7 and 6-8 show a side-by-side comparison of 480Mbps USB 2.0 HS signals through calibration traces (without the device) and a typical TMUXHS221LV channel. The attenuation of the vertical and horizontal eye opening through the device is minimal. Also, the mux device adds a negligible amount of jitter to the signals.





图 6-9 and 图 6-10 show a side-by-side eye diagram comparison at 3Gbps signals through calibration traces (without the device) and a typical TMUXHS221LV channel. Attenuation of the vertical and horizontal eye opening through the device is minimal. The mux device adds only a small amount of jitter at 3Gbps.



Product Folder Links: TMUXHS221LV




## 7 Detailed Description

#### 7.1 Overview

The TMUXHS221LV is an analog passive mux with 2:1 or 1:2 multiplexer or demultiplexer that can work for any low-speed, high-speed, differential or single-ended signals. The signals must be within the allowable voltage range of −0.3 to 3.6 V. The device is optimized for eUSB2 and USB 2.0 LS, FS, and HS signaling.

The dynamic characteristics of the device allow high-speed switching with minimal attenuation to the signal eye diagram and little added jitter. While the device is recommended for the interfaces up to 3Gbps, actual data rates where the device can be used highly depends on the electrical channels. For low loss channels where adequate margin is maintained, the device can potentially be used for higher data rates.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Output Enable and Power Savings

The TMUXHS221LV has two power modes: active, or normal, operating mode and standby, or shutdown mode. During standby mode, the device consumes very little current to achieve ultra low power in systems where saving power is critical. To enter standby mode, OEn must be pulled high.

#### 7.3.2 Data Line Biasing

The TMUXHS221LV does not contain any internal biasing. All channels of the device must be externally biased from either of the two sides to avoid floating channels.

#### 7.4 Device Functional Modes

表 7-1. Mux Configuration Control Logic for TMUXHS221LV<sup>(1)</sup>

SEL	OEn	Mux Configuration
L	L	D to DA
Н	L	D to DB
X	Н	All channels are disabled and Hi-Z

<sup>(1)</sup> The TMUXHS221LV can tolerate polarity inversions. Ensure that the polarity consistency is maintained for all signals. However the device cannot change polarity from input to output.



## 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 8.1 Application Information

The TMUXHS221LV is an analog high-speed mux/demux that can be used for routing differential as well as single ended CMOS signals through it. The device can be used for many high speed and low speed interfaces up to 3Gbps including the following:

- Universal Serial Bus (USB) 2.0 HS, FS, and LS
- · Embedded Universal Serial Bus (eUSB) 2.0 HS, FS, and LS
- Inter-Integrated Circuit (I<sup>2</sup>C) Bus
- System Management Bus (SMBus<sup>™</sup>)
- Universal Asynchronous Receiver-Transmitter (UART™)
- · Debug interface signals
- Mipi® Camera Serial Interface (CSI-2), Display Serial Interface (DSI)
- PCIe® clock
- DisplayPort<sup>™</sup> Auxiliary and Hot Plug Detect Signals
- Universal Serial Bus Type C Sideband Use (USB-C<sup>™</sup> SBU) signals
- Low Voltage Differential Signaling (LVDS)

An available GPIO pin of a controller or hard tie to voltage level H or L can easily control the mux or demux selection pin (SEL) of the device as an application requires.

Many interfaces require AC coupling the capacitors between the transmitter and receiver. The 0201 or 0402 capacitors are the preferred option, but other capacitors may be used depending on interface speed and signal integrity needs. If AC coupling capacitors are used on both sides of the TMUXHS221LV, then ensure the device is biased from either side, as there is no internal biasing to the device.

#### 8.2 Typical Applications

#### 8.2.1 Routing Debug Signals to USB Port

Many electronic end-equipment such as PCs, media players, point of sales registers, printers, cameras, headphones, smartphones, tablets, and so forth use USB ports (such as USB Type-A, USB Type-B, or USB Type-C<sup>™</sup>) for in-field or factory debug interface. In such use cases debug signals are routed to USB 2.0 pins of a USB port through a mux or demux device. TMUXHS221LV is a good fit for such use cases with its flexible data handling capability. TMUXHS221LV can handle virtually any debug interface signals as long as they are limited to -0.3 V (minimum) to 3.6 V (maximum). The device also provides very low attenuation to both USB 2.0 and debug signals with its very low channel ON resistance, high bandwidth, and low reflection.

■ 8-1 shows a system implementation where USB 2.0 signals are multiplexed with debug interface signals into DP/DM wires of a USB port.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated




图 8-1. Routing Debug Signals to USB Port

#### 8.2.1.1 Design Requirements

表 8-1 provides various parameters and their expected values to implement the routing debug signals into the USB port. Note that the recommendation is for illustration purpose only.

表 8-1. Design Parameters

DESIGN PARAMETER	VALUE					
DA+, DA-, DB+, and DB-	Direct connect to processors, −0.3 – 3.6 V					
SEL/OEn pin maximum voltage for low	0.4 V					
SEL/OEn pin minimum voltage for high	1.4 V					
Decoupling capacitor for VCC	0.1 μF and 1 μF					

#### 8.2.1.2 Detailed Design Procedure


Signal integrity is important because as a passive switch, the device provides no signal conditioning capability.

- Determine the loss profile between circuits that are to be muxed or demuxed.
- · Provide clean impedance and electrical length matched board traces.
- · Provide a control signal for the SEL and OEn pins.
- · Provide good ground connection to the board ground plane.
- See the application schematics for the recommended decoupling capacitors from VCC pins to ground.



#### 8.2.1.3 Application Curves

8-2 and 8-3 show eye diagrams for USB 2.0 signals through calibration traces (without device) and TMUXHS221LV channel. A combination of very low channel ON resistance, high bandwidth, very low reflection (return loss), and low added jitter from the device allows 480Mbps USB 2.0 HS signals to remain unattenuated. Many system platforms struggle to pass USB 2.0 compliance due to high loss. TMUXHS221LV allows insertion of an analog mux device in the signal path without creating any additional signal integrity issues.



#### 8.2.2 Systems Examples

### 8.2.2.1 PCIe Clock Muxing

■ 8-4 shows an application where TMUXHS221LV is used to switch the PCIe clock. The device is measured in a TI evaluation board with an available clock source to show an added jitter less than 10 fs for all NOISE\_FOLD and PCIe 5.0 CK filter versions, which is well below PCIe 5.0 clock specifications.




图 8-4. PCle Clock Muxing

#### 8.2.2.2 USB-C SBU Muxing

₹ 8-5 shows an application block diagram that implements SBU cross-muxing in a USB Type-C interface for implementing DisplayPort (DP) Alternate mode using the TMUXHS221LV. Note that the device has adequate bandwidth to support fast Auxiliary (AUX) signals. It is also capable of handling asymmetric biasing for DP AUX signals.




图 8-5. USB Type-C SBU Signals Muxing

#### 8.2.2.3 Switching USB Port

8-6 shows an application block diagram where TMUXHS221LV is used to switch the USB port in between a hand-held portable device and its connected dock.




图 8-6. Switching USB Port

Product Folder Links: TMUXHS221LV



### 8.3 Power Supply Recommendations

The TMUXHS221LV does not require a power supply sequence. However, TI recommends to enable the device after VCC is stable and within specification. TI also recommends to place ample decoupling capacitors at the device VCC near the pin.

## 8.4 Layout

#### 8.4.1 Layout Guidelines

A high-speed USB connection is made through a shielded, twisted pair cable with a differential characteristic impedance. In the layout, the impedance of D+ and D- traces should match the cable characteristic differential impedance for optimal performance. The high-speed D+/D- traces should always be matched and must be no more than 4 inches, otherwise the eye diagram performance may be degraded.

- Place supply bypass capacitors as close to the VCC pin as possible.
- Avoid placing the bypass capacitors near the D+/D-traces.
- Route the high-speed USB signals using a minimum of vias and corners which will reduce signal reflections
  and impedance changes. Each via introduces discontinuities in the signal's transmission line and increases
  the chance of picking up interference from the other layers of the board. When a via must be used, increase
  the clearance size around it to minimize its capacitance.
- Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.
- When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
- Do not route USB traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or ICs that use or duplicate clock signals.
- Avoid stubs on the high-speed USB signals because they cause signal reflections. If a stub is unavoidable, then the stub should be less than 200 mm.
- Route all high-speed USB signal traces over continuous planes (VCC or GND) with no interruptions.
- Avoid crossing over anti-etch, commonly found with plane split.

For high speed layout guidelines, refer to *High-Speed Layout Guidelines for Signal Conditioners and USB Hubs* application note.

#### 8.4.2 Layout Example

8-7 shows a TMUXHS221LV layout example.




图 8-7. TMUXHS221LV Layout Example

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 9 Device and Documentation Support

#### 9.1 Related Documentation

For related documentation, see the following:

Texas Instruments, High-Speed Layout Guidelines for Signal Conditioners and USB Hubs application note

#### 9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 9.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 9.4 Trademarks

SMBus<sup>™</sup> is a trademark of Intel.

UART™ is a trademark of Synopsys, Inc.

DisplayPort<sup>™</sup> is a trademark of VESA.

USB-C<sup>™</sup> and USB Type-C<sup>™</sup> are trademarks of USB Implementers Forum.

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

Mipi<sup>®</sup> is a registered trademark of MIPI Alliance, Inc.

PCle® is a registered trademark of PCI-SIG.

所有商标均为其各自所有者的财产。

### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 9.6 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	<b>J</b>		Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TMUXHS221LVNKGR	Active	Production	UQFN (NKG)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21L
TMUXHS221LVNKGR.A	Active	Production	UQFN (NKG)   10	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21L
TMUXHS221LVNKGT	Active	Production	UQFN (NKG)   10	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21L
TMUXHS221LVNKGT.A	Active	Production	UQFN (NKG)   10	250   SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	21L

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUXHS221LVNKGR	UQFN	NKG	10	3000	180.0	8.4	1.6	2.0	0.7	4.0	8.0	Q1
TMUXHS221LVNKGT	UQFN	NKG	10	250	180.0	8.4	1.6	2.0	0.7	4.0	8.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jul-2025




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUXHS221LVNKGR	UQFN	NKG	10	3000	210.0	185.0	35.0
TMUXHS221LVNKGT	UQFN	NKG	10	250	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司