

# TLV370x Family of Nanopower, Push-Pull Output Comparators

## 1 Features

- Low supply current: 56nA/per channel
- Input common-mode range exceeds the rails: – 0.1V to  $V_{CC} + 5V$
- Supply voltage range: 2.5V to 16V
- Reverse battery protection up to 20V
- Push-pull CMOS output stage
- Specified Temperature Range
  - 0°C to 70°C – Commercial grade
  - –40°C to 125°C – Industrial grade
- Ultra-small packaging
  - 5-Pin SOT-23 (TLV3701)
  - 8-Pin MSOP (TLV3702)
- Universal op-amp EVM (Reference SLOU060 for more information)

## 2 Applications

- Portable battery monitoring
- Consumer medical electronics
- Security detection systems
- Handheld instruments
- Ultra-low power systems

## 3 Description

The TLV370x is Texas Instruments' first family of nanopower comparators with only 560nA per channel supply current, which make this device ideal for battery power and wireless handset applications.


The TLV370x has a minimum operating supply voltage of 2.7V over the extended industrial temperature range ( $T_A = -40^\circ\text{C}$  to  $125^\circ\text{C}$ ), while having an input common-mode range of –0.1 to  $V_{CC} + 5V$ . The low supply current makes it an ideal choice for battery-powered portable applications where quiescent current is the primary concern. Reverse battery protection guards the amplifier from an overcurrent condition due to improper battery installation. For harsh environments, the inputs can be taken 5V above the positive supply rail without damage to the device.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and quads in the TSSOP package.


### Package Information

| PART NUMBER | PACKAGE <sup>(1)</sup> | PACKAGE SIZE <sup>(2)</sup> |
|-------------|------------------------|-----------------------------|
| TLV3701     | SOT-23 (5)             | 2.9mm × 2.8mm               |
|             | SOIC (8)               | 4.9mm × 6mm                 |
| TLV3702     | SOIC (8)               | 4.9mm × 6mm                 |
|             | VSSOP (8)              | 3mm × 4.9mm                 |
|             | PDIP (8)               | 10.2mm × 9.4mm              |
| TLV3704     | SOIC (14)              | 8.65mm × 6mm                |
|             | PDIP (14)              | 19.3mm × 9.4mm              |
|             | TSSOP (14)             | 5mm × 6.4mm                 |

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



**Figure 3-1. Prop Delay, High to Low, 12V**



**Block Diagram**



## Table of Contents

|  |           |  |           |
|--|-----------|--|-----------|
| <b>1 Features</b> .....                        | <b>1</b>  | 7.2 Functional Block Diagram.....  | <b>13</b> |
| <b>2 Applications</b> .....                    | <b>1</b>  | 7.3 Feature Description.....   | <b>13</b> |
| <b>3 Description</b> .....                     | <b>1</b>  | 7.4 Device Functional Modes.....   | <b>14</b> |
| <b>4 Device Comparison Tables</b> .....        | <b>3</b>  | <b>8 Application and Implementation</b> .....                            | <b>15</b> |
| <b>5 Pin Configuration and Functions</b> ..... | <b>4</b>  | 8.1 Application Information.....   | <b>15</b> |
| TLV3701 Pin Functions.....                     | <b>4</b>  | 8.2 Typical Application.....   | <b>15</b> |
| TLV3702 Pin Functions.....                     | <b>4</b>  | 8.3 Power Supply Recommendations.....                                    | <b>16</b> |
| TLV3704 Pin Functions.....                     | <b>5</b>  | 8.4 Layout.....  | <b>16</b> |
| <b>6 Specifications</b> .....                  | <b>6</b>  | <b>9 Device and Documentation Support</b> .....                          | <b>18</b> |
| 6.1 Absolute Maximum Ratings.....              | <b>6</b>  | 9.1 Device Support.....  | <b>18</b> |
| 6.2 ESD Ratings.....                           | <b>6</b>  | 9.2 Documentation Support.....   | <b>18</b> |
| 6.3 Recommended Operating Conditions.....      | <b>6</b>  | 9.3 Receiving Notification of Documentation Updates....                  | <b>18</b> |
| 6.4 Thermal Information – TLV3701.....         | <b>7</b>  | 9.4 Support Resources.....   | <b>18</b> |
| 6.5 Thermal Information – TLV3702.....         | <b>7</b>  | 9.5 Trademarks.....  | <b>18</b> |
| 6.6 Thermal Information – TLV3704.....         | <b>7</b>  | 9.6 Electrostatic Discharge Caution.....                                 | <b>18</b> |
| 6.7 Electrical Characteristics.....            | <b>8</b>  | 9.7 Glossary.....  | <b>19</b> |
| 6.8 Switching Characteristics.....             | <b>9</b>  | <b>10 Revision History</b> .....   | <b>19</b> |
| 6.9 Typical Characteristics.....               | <b>10</b> | <b>11 Mechanical, Packaging, and Orderable<br/>    Information</b> ..... | <b>19</b> |
| <b>7 Detailed Description</b> .....            | <b>13</b> |  |           |
| 7.1 Overview.....                              | <b>13</b> |  |           |

## 4 Device Comparison Tables

**Table 4-1. Selection of Comparators <sup>(1)</sup>**

| DEVICE     | V <sub>CC</sub> (V) | V <sub>IO</sub> (μV) | I <sub>CC</sub> /Ch (μA) | I <sub>IB</sub> (pA) | t <sub>PLH</sub> (μs) | t <sub>PHL</sub> (μs) | t <sub>r</sub> (μs) | t <sub>f</sub> (μs) | RAIL-TO-RAIL | OUTPUT STAGE |
|------------|---------------------|----------------------|--------------------------|----------------------|-----------------------|-----------------------|---------------------|---------------------|--------------|--------------|
| TLV370x    | 2.5 – 16            | 250                  | 0.56                     | 80                   | 56                    | 83                    | 22                  | 8                   | I            | PP           |
| TLV340x    | 2.5 – 16            | 250                  | 0.47                     | 80                   | 55                    | 30                    | 5                   | —                   | I            | OD           |
| TLC3702/4  | 3 – 16              | 1200                 | 9                        | 5                    | 1.1                   | 0.65                  | 0.5                 | 0.125               | —            | PP           |
| TLC393/339 | 3 – 16              | 1400                 | 11                       | 5                    | 1.1                   | 0.55                  | 0.22                | —                   | —            | OD           |
| TLC372/4   | 3 – 16              | 1000                 | 75                       | 5                    | 0.65                  | 0.65                  | —                   | —                   | —            | OD           |

(1) All specifications are typical values measured at 5V.

**Table 4-2. TLV3701 Available Options**

| T <sub>A</sub> | V <sub>IO</sub> max AT 25°C | PACKAGED DEVICES                 |                             |        |                 |
|----------------|-----------------------------|----------------------------------|-----------------------------|--------|-----------------|
|                |                             | SMALL OUTLINE (D) <sup>(1)</sup> | SOT-23 (DBV) <sup>(2)</sup> | SYMBOL | PLASTIC DIP (P) |
| 0°C to 70°C    | 5000 μV                     | TLV3701CD                        | TLV3701CDBV                 | VBCC   | —               |
| –40°C to 125°C |                             | TLV3701ID                        | TLV3701IDBV                 | VBCI   | TLV3701IP       |

- (1) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (for example, TLV3701CDR).
- (2) This package is only available taped and reeled. For standard quantities (3000 pieces per reel), add an R suffix (that is, TLV3701CDBVR). For small quantities (250 pieces per mini-reel), add a T suffix to the part number (for example, TLV3701CDBVT).

**Table 4-3. TLV3702 Available Options**

| T <sub>A</sub> | V <sub>IO</sub> max AT 25°C | PACKAGED DEVICES                 |             |         |                 |
|----------------|-----------------------------|----------------------------------|-------------|---------|-----------------|
|                |                             | SMALL OUTLINE (D) <sup>(1)</sup> | MSOP (DGK)  | SYMBOL  | PLASTIC DIP (P) |
| 0°C to 70°C    | 5000 μV                     | TLV3702CD                        | TLV3702CDGK | xxTIAKC | —               |
| –40°C to 125°C |                             | TLV3702ID                        | TLV3702IDGK | xxTIAKD | TLV3702IP       |

- (1) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (for example, TLV3702CDR).

**Table 4-4. TLV3704 Available Options**

| T <sub>A</sub> | V <sub>IO</sub> max AT 25°C | PACKAGED DEVICES                 |                 |            |
|----------------|-----------------------------|----------------------------------|-----------------|------------|
|                |                             | SMALL OUTLINE (D) <sup>(1)</sup> | PLASTIC DIP (N) | TSSOP (PW) |
| 0°C to 70°C    | 5000 μV                     | TLV3704CD                        | —               | TLV3704CPW |
| –40°C to 125°C |                             | TLV3704ID                        | TLV3704IN       | TLV3704IPW |

- (1) This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (for example, TLV3704CDR).

## 5 Pin Configuration and Functions




Figure 5-1. TLV3701 DBV Package 5-Pin SOT-23 Top View




Figure 5-2. TLV3701 D or P Package 8-Pin SOIC or PDIP Top View

### TLV3701 Pin Functions

| PIN             |        |            | I/O | DESCRIPTION                                   |
|-----------------|--------|------------|-----|---|
| NAME            | SOT-23 | SOIC, PDIP |     |   |
| GND             | 2      | 4          | —   | Ground  |
| IN–             | 4      | 2          | I   | Negative (inverting) input                    |
| IN+             | 3      | 3          | I   | Positive (noninverting) input                 |
| NC              | —      | 1, 5, 8    | —   | No internal connection (can be left floating) |
| OUT             | 1      | 6          | O   | Output  |
| V <sub>CC</sub> | 5      | 7          | —   | Positive power supply                         |





Figure 5-3. TLV3702 D, DGK, or P Package 8-Pin SOIC, VSSOP, or PDIP Top View

### TLV3702 Pin Functions

| PIN             |     | I/O | DESCRIPTION                   |
|-----------------|-----|-----|-------------------------------|
| NAME            | NO. |     |                               |
| GND             | 4   | —   | Ground                        |
| 1IN–            | 2   | I   | Inverting input, channel 1    |
| 2IN–            | 6   | I   | Inverting input, channel 2    |
| 1IN+            | 3   | I   | Noninverting input, channel 1 |
| 2IN+            | 5   | I   | Noninverting input, channel 2 |
| 1OUT            | 1   | O   | Output, channel 1             |
| 2OUT            | 7   | O   | Output, channel 2             |
| V <sub>CC</sub> | 8   | —   | Positive power supply         |



**Figure 5-4. TLV3704 D, N, or PW Package 14-Pin SOIC, PDIP, or TSSOP Top View**

## TLV3704 Pin Functions

| PIN             |     | I/O | DESCRIPTION                   |
|-----------------|-----|-----|-------------------------------|
| NAME            | NO. |     |                               |
| GND             | 11  | —   | Ground                        |
| 1IN–            | 2   | I   | Inverting input, channel 1    |
| 2IN–            | 6   | I   | Inverting input, channel 2    |
| 3IN–            | 9   | I   | Inverting input, channel 3    |
| 4IN–            | 13  | I   | Inverting input, channel 4    |
| 1IN+            | 3   | I   | Noninverting input, channel 1 |
| 2IN+            | 5   | I   | Noninverting input, channel 2 |
| 3IN+            | 10  | I   | Noninverting input, channel 3 |
| 4IN+            | 12  | I   | Noninverting input, channel 4 |
| 1OUT            | 1   | O   | Output, channel 1             |
| 2OUT            | 7   | O   | Output, channel 2             |
| 3OUT            | 8   | O   | Output, channel 3             |
| 4OUT            | 14  | O   | Output, channel 4             |
| V <sub>CC</sub> | 4   | —   | Positive power supply         |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|   | MIN | MAX          | UNIT |
|---|-----|--------------|------|
| Supply voltage, $V_{CC}$ <sup>(2)</sup>                     |     | 17           | V    |
| Differential input voltage, $V_{ID}$                        |     | ±20          | V    |
| Input voltage, $V_I$ <sup>(2) (3)</sup>                     | 0   | $V_{CC} + 5$ | V    |
| Input current, $I_I$  |     | ±10          | mA   |
| Output current, $I_O$                                       |     | ±10          | mA   |
| Maximum junction temperature, $T_J$                         |     | 150          | °C   |
| Lead temperature 1,6mm (1/16 inch) from case for 10 seconds |     | 260          | °C   |
| Storage temperature, $T_{stg}$                              | –65 | 150          | °C   |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to GND.

(3) Input voltage range is limited to 20V maximum or  $V_{CC} + 5V$ , whichever is smaller.

### 6.2 ESD Ratings

|                                     |  | VALUE | UNIT |
|-------------------------------------|--|-------|------|
| $V_{(ESD)}$ Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | ±TBD  | V    |
|                                     | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | ±TBD  |      |

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  |               |          | MIN   | MAX                 | UNIT |
|--|---------------|----------|-------|---------------------|------|
| Supply voltage, V <sub>CC</sub>                | Single supply | C-suffix | 2.5   | 16                  | V    |
|  |               | I-suffix | 2.7   | 16                  |      |
|  | Split supply  | C-suffix | ±1.25 | ±8                  |      |
|  |               | I-suffix | ±1.35 | ±8                  |      |
| Common-mode input voltage, V <sub>ICR</sub>    |               |          | −0.1  | V <sub>CC</sub> + 5 | V    |
| Operating free-air temperature, T <sub>A</sub> | C-suffix      |          | 0     | 70                  | °C   |
|  | I-suffix      |          | −40   | 125                 |      |

## 6.4 Thermal Information – TLV3701

| THERMAL METRIC <sup>(1)</sup> |  | TLV3701      |          |          | UNIT |
|-------------------------------|--|--------------|----------|----------|------|
|                               |  | DBV (SOT-23) | D (SOIC) | P (PDIP) |      |
|                               |  | 5 PINS       | 8 PINS   |          |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 193.6        | 124.8    | 82.8     | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 102.4        | 69.1     | 84.8     | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 54.3         | 67.9     | 59.7     | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 16.9         | 22.3     | 45.3     | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 53.6         | 67.2     | 59.5     | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | —            | —        | —        | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 6.5 Thermal Information – TLV3702

| THERMAL METRIC <sup>(1)</sup> |  | TLV3702  |             |          | UNIT |
|-------------------------------|--|----------|-------------|----------|------|
|                               |  | D (SOIC) | DGK (VSSOP) | P (PDIP) |      |
|                               |  | 8 PINS   |             |          |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 116.7    | 163.9       | 77.1     | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 59.4     | 65.7        | 79       | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 60.2     | 85.3        | 54       | °C/W |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 14.6     | 9           | 39.5     | °C/W |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 59.5     | 83.9        | 53.7     | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | —        | —           | —        | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 6.6 Thermal Information – TLV3704

| THERMAL METRIC <sup>(1)</sup> |  | TLV3704  |          |            | UNIT |
|-------------------------------|--|----------|----------|------------|------|
|                               |  | D (SOIC) | N (PDIP) | PW (TSSOP) |      |
|                               |  | 14 PINS  |          |            |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 81.4     | 58.1     | 105.7      | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 38.1     | 50.9     | 33.9       | °C/W |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 37.8     | 38       | 49.5       | °C/W |
| ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 7.5      | 23.6     | 2.5        | °C/W |
| ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 37.4     | 37.7     | 48.8       | °C/W |
| R <sub>θJC(bot)</sub>         | Junction-to-case (bottom) thermal resistance | —        | —        | —          | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 6.7 Electrical Characteristics

At specified operating free-air temperature range,  $V_{CC} = 2.7V, 5V, 15V$  (unless otherwise noted).

| PARAMETER                    |   | TEST CONDITIONS  |                              | T <sub>A</sub> <sup>(1)</sup> | MIN  | TYP   | MAX | UNIT |
|------------------------------|---|--|------------------------------|-------------------------------|------|-------|-----|------|
| DC PERFORMANCE               |   |  |                              |                               |      |       |     |      |
| V <sub>IO</sub>              | Input offset voltage                            | V <sub>IC</sub> = V <sub>CC</sub> /2, R <sub>S</sub> = 50Ω                           | 25°C                         | 250                           | 5000 | μV    |     |      |
|                              |   |  | Full range                   | 7000                          |      |       |     |      |
| α <sub>VIO</sub>             | Offset voltage drift                            | V <sub>IC</sub> = V <sub>CC</sub> /2, R <sub>S</sub> = 50Ω                           | 25°C                         | 3                             |      | μV/°C |     |      |
| V <sub>HYS</sub>             | Input hysteresis voltage                        | V <sub>IC</sub> = V <sub>CC</sub> /2, R <sub>S</sub> = 50Ω                           | 25°C                         | 1                             | 2.8  | 5     | mV  |      |
| CMRR                         | Common-mode rejection ratio                     | V <sub>IC</sub> = 0 to 2.7V, R <sub>S</sub> = 50Ω                                    | 25°C                         | 72                            |      | dB    |     |      |
|                              |   | V <sub>IC</sub> = 0 to 5V, R <sub>S</sub> = 50Ω                                      | 25°C                         | 76                            |      |       |     |      |
|                              |   | V <sub>IC</sub> = 0 to 15V, R <sub>S</sub> = 50Ω                                     | 25°C                         | 88                            |      |       |     |      |
| A <sub>VD</sub>              | Large-signal differential voltage amplification |  | 25°C                         | 1000                          |      | V/mV  |     |      |
| INPUT/OUTPUT CHARACTERISTICS |   |  |                              |                               |      |       |     |      |
| I <sub>IO</sub>              | Input offset current                            | V <sub>IC</sub> = V <sub>CC</sub> /2, R <sub>S</sub> = 50Ω                           | 25°C                         | 20                            | 100  | pA    |     |      |
|                              |   |  | Full range                   | 1000                          |      |       |     |      |
| I <sub>IB</sub>              | Input bias current                              | V <sub>IC</sub> = V <sub>CC</sub> /2, R <sub>S</sub> = 50Ω                           | 25°C                         | 80                            | 250  | pA    |     |      |
|                              |   |  | Full range                   | 1500                          |      |       |     |      |
| r <sub>i(d)</sub>            | Differential input resistance                   |  | 25°C                         | 300                           |      | MΩ    |     |      |
| V <sub>OH</sub>              | High-level output voltage                       | V <sub>IC</sub> = V <sub>CC</sub> /2, I <sub>OH</sub> = 2μA, V <sub>ID</sub> = 1V    | 25°C                         | V <sub>CC</sub> – 80          |      | mV    |     |      |
|                              |   | V <sub>IC</sub> = V <sub>CC</sub> /2, I <sub>OH</sub> = – 50μA, V <sub>ID</sub> = 1V | 25°C                         | V <sub>CC</sub> – 320         |      |       |     |      |
|                              |   |  | Full range                   | V <sub>CC</sub> – 450         |      |       |     |      |
| V <sub>OL</sub>              | Low-level output voltage                        | V <sub>IC</sub> = V <sub>CC</sub> /2, I <sub>OH</sub> = 2μA, V <sub>ID</sub> = – 1V  | 25°C                         | 8                             |      | mV    |     |      |
|                              |   | V <sub>IC</sub> = V <sub>CC</sub> /2, I <sub>OH</sub> = 50μA, V <sub>ID</sub> = – 1V | 25°C                         | 80                            | 200  |       |     |      |
|                              |   |  | Full range                   | 300                           |      |       |     |      |
| POWER SUPPLY                 |   |  |                              |                               |      |       |     |      |
| I <sub>CC</sub>              | Supply current (per channel)                    | Output state high  | 25°C                         | 560                           | 800  | nA    |     |      |
|                              |   |  | Full range                   | 1000                          |      |       |     |      |
| PSRR                         | Power supply rejection ratio                    | V <sub>IC</sub> = V <sub>CC</sub> /2 V, No load                                      | V <sub>CC</sub> = 2.7V to 5V | 25°C                          | 75   | 100   | dB  |      |
|                              |   |  |                              | Full range                    | 70   |       |     |      |
|                              |   |  | V <sub>CC</sub> = 5V to 15V  | 25°C                          | 85   | 105   |     |      |
|                              |   |  |                              | Full range                    | 80   |       |     |      |

(1) Full range is 0°C to 70°C for C suffix and -40°C to 125°C for I suffix. If not specified, full range is -40°C to 125°C.



## 6.8 Switching Characteristics

At specified operating free-air temperature range,  $V_{CC} = 2.7V, 5V, 15V$  (unless otherwise noted).

| PARAMETER   | TEST CONDITIONS  |   | MIN              | TYP | MAX | UNIT    |
|-------------|--|---|------------------|-----|-----|---------|
| $t_{(PLH)}$ | Propagation response time, low-to-high-level output <sup>(1)</sup> | $f = 10kHz, V_{STEP} = 100mV, C_L = 10pF$ | Overdrive = 10mV | 34  |     | $\mu s$ |
|             |  |   | Overdrive = 50mV | 16  |     |         |
| $t_{(PHL)}$ | Propagation response time, high-to-low-level output <sup>(1)</sup> | $f = 10kHz, V_{STEP} = 100mV, C_L = 10pF$ | Overdrive = 10mV | 45  |     | $\mu s$ |
|             |  |   | Overdrive = 50mV | 16  |     |         |
| $t_r$       | Rise time  | $C_L = 10pF$                              |                  | 0.2 |     | $\mu s$ |
| $t_f$       | Fall time  | $C_L = 10pF$                              |                  | 0.2 |     | $\mu s$ |
| $t_{su}$    | Start-up time  | $V_{CC} = 2.7$ to $15V^{(2)}$             | 25°C             | 3   |     | ms      |

- (1) The response time specified is the interval between the input step function and the instant when the output crosses 1.4V.  
 (2) The definition of start-up time is the time period between the supply voltage reaching minimum supply ( $V_{CCmin}$ ) and the device IQ activating ( $I_{CCmin}$ ) with a valid device output voltage. Single device only.

## 6.9 Typical Characteristics

At  $T_A = 25^\circ\text{C}$ ,  $V_S = 12\text{V}$ ,  $V_{CM} = V_S/2\text{ V}$ ,  $R_P = 1\text{M}\Omega$  (Open Drain only),  $C_L = 25\text{pF}$ ,  $V_{\text{OVERDRIVE}} = 100\text{mV}$  unless otherwise noted.




Figure 6-1. Offset vs. Temperature




Figure 6-2. Hysteresis vs. Temperature




Figure 6-3. Offset vs. Common-Mode, 12V




Figure 6-4. Hysteresis vs. Common-Mode, 12V




Figure 6-5. Bias Current vs. Common-Mode, 12V






Figure 6-6. Output Voltage vs. Output Sourcing Current, 12V


## 6.9 Typical Characteristics (continued)




**Figure 6-7. Output Voltage vs. Output Sinking Current, 12V**




**Figure 6-8. Supply Current vs. Supply Voltage (Output Low), Push-Pull**




**Figure 6-9. Supply Current vs. Supply Voltage (Output High), Push-Pull**



**Figure 6-10. Supply Current vs. Temperature (Output Low), Push-Pull**



**Figure 6-11. Supply Current vs. Temperature (Output High), Push-Pull**



**Figure 6-12. Propagation Delay, Low to High, 12V, Push-Pull**

## 6.9 Typical Characteristics (continued)





Figure 6-13. Propagation Delay, High to Low, 12V

## 7 Detailed Description

### 7.1 Overview

The TLV370x is a family of nanopower comparators drawing only 560nA per channel supply current. Having a minimum operating supply voltage of 2.7V over the extended industrial temperature range ( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ), while having an input common-mode range of  $-0.1$  to  $V_{CC} + 5\text{V}$  makes this device ideal for battery-powered and wireless handset applications.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Operating Voltage

The TLV370x comparators are specified for use on a single supply from 2.5V to 16V (or a dual supply from  $\pm 1.25\text{V}$  to  $\pm 16\text{V}$ ) over a temperature range of  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

##### 7.3.1.1 Power-On Reset (POR)

The TLV370x devices have an internal Power-on-Reset (POR) circuit for known start-up or power-down conditions. While the power supply ( $V_+$ ) is ramping up or ramping down, the POR circuitry is activated for up to 3ms after the  $V_{POR}$  of 1.5V is crossed. When the supply voltage is equal to or greater than the minimum supply voltage, and after the delay period, the comparator output reflects the state of the differential input ( $V_{ID}$ ).

For the TLV370x push-pull output devices, the output is held low during the POR period ( $t_{on}$ ).





Figure 7-1. Power-On Reset Timing Diagram

### 7.3.2 Setting the Threshold

Using a low-power, stable reference is important when setting the transition point for the devices. The REF3312, as shown in Figure 7-2, provides a 1.25V reference voltage with low drift and only 3.9μA of quiescent current.



Copyright © 2016, Texas Instruments Incorporated

**Figure 7-2. Setting the Threshold**

## 7.4 Device Functional Modes

The TLV370x has a single functional mode and is operational when the power supply voltage applied ranges from 2.5V ( $\pm 1.25V$ ) to 16V ( $\pm 8V$ ).

### 7.4.1 Inputs

#### 7.4.1.1 Operating Common-Mode Ranges

The TLV370x devices have two operating common-mode ranges: within-the-rail and over-the-rail.

##### Within-the-Rail Operation: IN+ and IN- are less than (V+)

When an input pin is operating less than (V+), there are two operating regions defined where input voltages can be compared: low common-mode and high-common mode. In low-common mode which extends typically from 0V to (V+) - 1V, the typical input bias current is less than 1pA. In high common-mode which extends typically from (V+) - 1V to (V+), the typical input bias current is less than 14nA.

##### Over-the-Rail Operation: IN+ and/or IN- are greater than (V+)

The TLV370x devices have a distinctive input stage that allows the input common mode range to extend from 0V to 16V independent of the supply voltage. This feature means that operation at low supply voltages does not limit the range of input voltages that can be compared. When an input pin is operating over-the-rail (above (V+)), the bias current increases to a typical value of 55nA.

#### 7.4.1.2 Fail-Safe Inputs

A feature of the TLV370x family is that the inputs are fail safe up to 16V, independent of (V+). The inputs are maintained as high input impedance and can be of any value between -0.1V and 16V, even while (V+) is unpowered or below the minimum supply voltage. This feature avoids power sequencing or transient issues since the inputs are not diode clamped to (V+).

## 8 Application and Implementation


### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

Many applications require the detection of a signal (voltage or current) that exceeds a particular threshold voltage or current. Using a comparator to make that threshold detection is the easiest, lowest power and highest speed way to make a threshold detection.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

**Figure 8-1. 1.25V Threshold Detector**


#### 8.2.1 Design Requirements

- Detect when a signal is above or below 1.25V
- Operate from a single 5V power supply
- Rail-to-rail input voltage range from 0 to 5V
- Rail-to-rail output voltage range from 0 to 5V

#### 8.2.2 Detailed Design Procedure

The input voltage range in the circuit illustrated in [Figure 8-1](#) is limited only by the power supply applied to the TLV3701. In this example with the selection of a 5V, single-supply power supply, the input voltage range is limited to 0 to  $V_S + 5V$ , or 0 to 10V. The threshold voltage of 1.25V can be derived in a variety of ways. As the TLV3701 is a very low-power device, it is desirable to also use very low power to create the threshold voltage. The REF3312 series voltage reference is selected for its stable output voltage of 1.25V and its low power consumption of only 3.9μA. The TLV3701 is an push-pull output comparator, and does not require a pullup resistor to save power.

### 8.2.3 Application Curve



**Figure 8-2. Transfer Function for the Threshold Detector**

## 8.3 Power Supply Recommendations

The TLV370x device is specified for operation from 2.5V to 16V ( $\pm 1.25$  to  $\pm 8$ V); many specifications apply from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in [Section 6.9](#).

## 8.4 Layout

### 8.4.1 Layout Guidelines


[Figure 8-3](#) shows the typical connections for the TLV370x. To minimize supply noise, power supplies must be capacitively decoupled by a  $0.01\mu\text{F}$  ceramic capacitor in parallel with a  $10\mu\text{F}$  electrolytic capacitor. Comparators are very sensitive to input noise. Proper grounding (the use of a ground plane) helps to maintain the specified performance of the TLV370x family.

For best results, maintain the following layout guidelines:

1. Use a printed-circuit board (PCB) with a good, unbroken low-inductance ground plane.
2. Place a decoupling capacitor ( $0.1\mu\text{F}$  ceramic, surface-mount capacitor) as close as possible to  $V_{\text{CC}}$ .
3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
4. Solder the device directly to the PCB rather than using a socket.
5. For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor ( $1000\text{pF}$  or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to propagation delay when the impedance is low. The top-side ground plane runs between the output and inputs.
6. The ground pin ground trace runs under the device up to the bypass capacitor, shielding the inputs from the outputs.



## 8.4.2 Layout Example



Copyright © 2016, Texas Instruments Incorporated

**Figure 8-3. TLV3701 SOT-23 Layout Example**

## 9 Device and Documentation Support

### 9.1 Device Support

#### 9.1.1 Development Support

##### 9.1.1.1 DIP Adapter EVM

The [DIP Adapter EVM](#) tool provides an easy, low-cost way to prototype small surface mount ICs. The evaluation tool these TI packages: D or U (8-pin SOIC), PW (8-pin TSSOP), DGK (8-pin MSOP), DBV (6-pin SOT-23, 5-pin SOT23, and 3-pin SOT-23), DCK (6-pin SC-70 and 5-pin SC-70), and DRL (6-pin SOT-563). The DIP Adapter EVM may also be used with terminal strips or may be wired directly to existing circuits.

##### 9.1.1.2 Universal Op Amp EVM

The [Universal Op Amp EVM](#) is a series of general-purpose, blank circuit boards that simplify prototyping circuits for a variety of IC package types. The evaluation module board design allows many different circuits to be constructed easily and quickly. Five models are offered, with each model intended for a specific package type. PDIP, SOIC, MSOP, TSSOP, and SOT-23 packages are all supported.

---

#### Note

These boards are unpopulated, so users must provide their own ICs. TI recommends requesting several op amp device samples when ordering the Universal Op Amp EVM.

---

### 9.2 Documentation Support

#### 9.2.1 Related Documentation

The following documents are relevant for using the TLV370x devices and are recommended for reference. All are available for download at [www.ti.com](http://www.ti.com) (unless otherwise noted):

- Texas Instruments, [Universal Op Amp EVM User Guide](#)
- Texas Instruments, [Hardware Pace Using Slope Detection](#)
- Texas Instruments, [Bipolar High-voltage Differential Interface for Low-Voltage Comparators](#)
- Texas Instruments, [AC-Coupled Single Supply Comparator](#)
- Texas Instruments, [ECG Implementation on the TMS320VC5505 DSP Medical Development Kit](#)
- Texas Instruments, [REF33xx 3.9-μA, SC70-3, SOT-23-3, and UQFN-8, 30-ppm/°C Drift Voltage Reference](#)

### 9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 9.4 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 9.7 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 10 Revision History

| <b>Changes from Revision D (May 2017) to Revision E (December 2025)</b> | <b>Page</b>        |
|---|--------------------|
| • Removed Dissipation Ratings table.....                                | <a href="#">6</a>  |
| • Updated Switching Characteristics table.....                          | <a href="#">9</a>  |
| • Updated Typical Performance Curves.....                               | <a href="#">10</a> |
| • Updated the Functional Block Diagram.....                             | <a href="#">13</a> |
| • Added Power-On Reset information.....                                 | <a href="#">13</a> |
| • Added Device Functional Modes information.....                        | <a href="#">14</a> |

| <b>Changes from Revision C (March 2017) to Revision D (May 2017)</b> | <b>Page</b>       |
|--|-------------------|
| • Changed Wording of Start-up time table note .....                  | <a href="#">9</a> |

| <b>Changes from Revision B (August 2001) to Revision C (March 2017)</b>  | <b>Page</b>       |
|--|-------------------|
| • Added <i>Device Information</i> table, <i>Device Comparison</i> table, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section..... | <a href="#">1</a> |
| • Changed VOH typical value from 0.08 to 80 to reflect proper units.....   | <a href="#">8</a> |

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable part number        | Status<br>(1) | Material type<br>(2) | Package   Pins   | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|------------------------------|---------------|----------------------|------------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| <a href="#">TLV3701CD</a>    | Active        | Production           | SOIC (D)   8     | 75   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | 0 to 70      | 3701C               |
| TLV3701CD.A                  | Active        | Production           | SOIC (D)   8     | 75   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | 0 to 70      | 3701C               |
| <a href="#">TLV3701ID</a>    | Active        | Production           | SOIC (D)   8     | 75   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3701I               |
| TLV3701ID.A                  | Active        | Production           | SOIC (D)   8     | 75   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3701I               |
| <a href="#">TLV3701IDBVR</a> | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | VBCI                |
| TLV3701IDBVR.A               | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | VBCI                |
| TLV3701IDBVRG4               | Active        | Production           | SOT-23 (DBV)   5 | 3000   LARGE T&R      | -           | Call TI                              | Call TI                           | -40 to 125   |                     |
| <a href="#">TLV3701IDBVT</a> | Obsolete      | Production           | SOT-23 (DBV)   5 | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | VBCI                |
| <a href="#">TLV3701IDR</a>   | Active        | Production           | SOIC (D)   8     | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3701I               |
| TLV3701IDR.A                 | Active        | Production           | SOIC (D)   8     | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3701I               |
| <a href="#">TLV3701IP</a>    | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 125   | TLV3701I            |
| TLV3701IP.A                  | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 125   | TLV3701I            |
| <a href="#">TLV3702CD</a>    | Obsolete      | Production           | SOIC (D)   8     | -                     | -           | Call TI                              | Call TI                           | 0 to 70      | 3702C               |
| <a href="#">TLV3702CDGKR</a> | Obsolete      | Production           | VSSOP (DGK)   8  | -                     | -           | Call TI                              | Call TI                           | 0 to 70      | AKC                 |
| <a href="#">TLV3702ID</a>    | Obsolete      | Production           | SOIC (D)   8     | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | 3702I               |
| <a href="#">TLV3702IDGK</a>  | Obsolete      | Production           | VSSOP (DGK)   8  | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | AKD                 |
| <a href="#">TLV3702IDGKR</a> | Active        | Production           | VSSOP (DGK)   8  | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | AKD                 |
| TLV3702IDGKR.A               | Active        | Production           | VSSOP (DGK)   8  | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | AKD                 |
| TLV3702IDGKRG4               | Active        | Production           | VSSOP (DGK)   8  | 2500   LARGE T&R      | -           | Call TI                              | Call TI                           | -40 to 125   |                     |
| <a href="#">TLV3702IDR</a>   | Active        | Production           | SOIC (D)   8     | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3702I               |
| TLV3702IDR.A                 | Active        | Production           | SOIC (D)   8     | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3702I               |
| <a href="#">TLV3702IP</a>    | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 125   | TLV3702I            |
| TLV3702IP.A                  | Active        | Production           | PDIP (P)   8     | 50   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 125   | TLV3702I            |
| <a href="#">TLV3704CD</a>    | Active        | Production           | SOIC (D)   14    | 50   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | 0 to 70      | 3704C               |
| TLV3704CD.A                  | Active        | Production           | SOIC (D)   14    | 50   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | 0 to 70      | 3704C               |
| <a href="#">TLV3704CPW</a>   | Obsolete      | Production           | TSSOP (PW)   14  | -                     | -           | Call TI                              | Call TI                           | 0 to 70      | 3704C               |
| <a href="#">TLV3704ID</a>    | Active        | Production           | SOIC (D)   14    | 50   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3704I               |
| TLV3704ID.A                  | Active        | Production           | SOIC (D)   14    | 50   TUBE             | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3704I               |
| <a href="#">TLV3704IDR</a>   | Active        | Production           | SOIC (D)   14    | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3704I               |

| Orderable part number       | Status<br>(1) | Material type<br>(2) | Package   Pins  | Package qty   Carrier | RoHS<br>(3) | Lead finish/<br>Ball material<br>(4) | MSL rating/<br>Peak reflow<br>(5) | Op temp (°C) | Part marking<br>(6) |
|-----------------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| TLV3704IDR.A                | Active        | Production           | SOIC (D)   14   | 2500   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3704I               |
| <a href="#">TLV3704IN</a>   | Active        | Production           | PDIP (N)   14   | 25   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 125   | TLV3704I            |
| TLV3704IN.A                 | Active        | Production           | PDIP (N)   14   | 25   TUBE             | Yes         | NIPDAU                               | N/A for Pkg Type                  | -40 to 125   | TLV3704I            |
| <a href="#">TLV3704IPW</a>  | Obsolete      | Production           | TSSOP (PW)   14 | -                     | -           | Call TI                              | Call TI                           | -40 to 125   | 3704I               |
| <a href="#">TLV3704IPWR</a> | Active        | Production           | TSSOP (PW)   14 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3704I               |
| TLV3704IPWR.A               | Active        | Production           | TSSOP (PW)   14 | 2000   LARGE T&R      | Yes         | NIPDAU                               | Level-1-260C-UNLIM                | -40 to 125   | 3704I               |

<sup>(1)</sup> **Status:** For more details on status, see our [product life cycle](#).

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

<sup>(4)</sup> **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TLV3701, TLV3702 :**

- Automotive : [TLV3701-Q1](#), [TLV3702-Q1](#)
- Enhanced Product : [TLV3701-EP](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TLV3701IDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| TLV3701IDBVR | SOT-23       | DBV             | 5    | 3000 | 180.0              | 8.4                | 3.2     | 3.2     | 1.4     | 4.0     | 8.0    | Q3            |
| TLV3701IDR   | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.4     | 5.2     | 2.1     | 8.0     | 12.0   | Q1            |
| TLV3702IDGKR | VSSOP        | DGK             | 8    | 2500 | 330.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| TLV3702IDR   | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.4     | 5.2     | 2.1     | 8.0     | 12.0   | Q1            |
| TLV3702IDR   | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.4     | 5.2     | 2.1     | 8.0     | 12.0   | Q1            |
| TLV3704IDR   | SOIC         | D               | 14   | 2500 | 330.0              | 16.4               | 6.5     | 9.0     | 2.1     | 8.0     | 16.0   | Q1            |
| TLV3704IPWR  | TSSOP        | PW              | 14   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV3701IDBVR | SOT-23       | DBV             | 5    | 3000 | 210.0       | 185.0      | 35.0        |
| TLV3701IDBVR | SOT-23       | DBV             | 5    | 3000 | 210.0       | 185.0      | 35.0        |
| TLV3701IDR   | SOIC         | D               | 8    | 2500 | 353.0       | 353.0      | 32.0        |
| TLV3702IDGKR | VSSOP        | DGK             | 8    | 2500 | 353.0       | 353.0      | 32.0        |
| TLV3702IDR   | SOIC         | D               | 8    | 2500 | 353.0       | 353.0      | 32.0        |
| TLV3702IDR   | SOIC         | D               | 8    | 2500 | 353.0       | 353.0      | 32.0        |
| TLV3704IDR   | SOIC         | D               | 14   | 2500 | 353.0       | 353.0      | 32.0        |
| TLV3704IPWR  | TSSOP        | PW              | 14   | 2000 | 353.0       | 353.0      | 32.0        |



## TUBE



\*All dimensions are nominal

| Device      | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (μm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TLV3701CD   | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TLV3701CD.A | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TLV3701ID   | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TLV3701ID.A | D            | SOIC         | 8    | 75  | 507    | 8      | 3940   | 4.32   |
| TLV3701IP   | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| TLV3701IP.A | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| TLV3702IP   | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| TLV3702IP.A | P            | PDIP         | 8    | 50  | 506    | 13.97  | 11230  | 4.32   |
| TLV3704CD   | D            | SOIC         | 14   | 50  | 507    | 8      | 3940   | 4.32   |
| TLV3704CD.A | D            | SOIC         | 14   | 50  | 507    | 8      | 3940   | 4.32   |
| TLV3704ID   | D            | SOIC         | 14   | 50  | 507    | 8      | 3940   | 4.32   |
| TLV3704ID.A | D            | SOIC         | 14   | 50  | 507    | 8      | 3940   | 4.32   |
| TLV3704IN   | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |
| TLV3704IN.A | N            | PDIP         | 14   | 25  | 506    | 13.97  | 11230  | 4.32   |

**D0014A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4220718/A 09/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
5. Reference JEDEC registration MS-012, variation AB.




**TEXAS  
INSTRUMENTS**  
www.ti.com

# EXAMPLE BOARD LAYOUT


D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4220718/A 09/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0014A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X


4220718/A 09/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**D0008A****PACKAGE OUTLINE****SOIC - 1.75 mm max height**

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

**NOTES:**

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

**D0008A**

## SOIC - 1.75 mm max height

## SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



## SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



| PINS **<br>DIM      | 14               | 16               | 18               | 20               |
|---------------------|------------------|------------------|------------------|------------------|
| A MAX               | 0.775<br>(19,69) | 0.775<br>(19,69) | 0.920<br>(23,37) | 1.060<br>(26,92) |
| A MIN               | 0.745<br>(18,92) | 0.745<br>(18,92) | 0.850<br>(21,59) | 0.940<br>(23,88) |
| MS-001<br>VARIATION | AA               | BB               | AC               | AD               |



4040049/E 12/2002

NOTES:

- A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.
-  Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).  
 The 20 pin end lead shoulder width is a vendor option, either half or full width.



4220202/B 12/2023

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

**PW0014A**

## TSSOP - 1.2 mm max height

## SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



## SOLDER MASK DETAILS

4220202/B 12/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.  
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0014A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220202/B 12/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**DBV0005A****PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

**NOTES:**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DGK0008A



# PACKAGE OUTLINE

## VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4214862/A 04/2023

### NOTES:

PowerPAD is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



# EXAMPLE BOARD LAYOUT

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 15X



SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

## EXAMPLE STENCIL DESIGN

DGK0008A

™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025