


TLV34xx Low-Voltage Rail-to-Rail Output CMOS Operational Amplifiers With Shutdown

1 Features

- 1.8V and 5V performance
- Low offset (A grade)
 - 1.25mV maximum (25°C)
 - 1.7mV maximum (–40°C to 125°C)
- Rail-to-rail output swing
- Wide common-mode input voltage range: -0.2V to $(V_{+} - 0.5V)$
- Input bias current: 1pA (typical)
- Input offset voltage: 0.3mV (typical)
- Low supply current: 70µA/channel
- Low shutdown current: 10pA (typical) per channel
- Gain bandwidth: 2.3MHz (typical)
- Slew rate: 0.9V/µs (typical)
- Turnon time from shutdown: 5µs (typical)
- Input referred voltage noise (at 10kHz): 20nV/√ Hz
- ESD protection exceeds JESD 22:
 - 2000V Human-Body Model (HBM)
 - 750V Charged-device model (CDM)

2 Applications

- Cellular phones
- Consumer electronics (laptops)
- Audio preamplifier for voice
- Portable and battery-powered electronic equipment
- Supply current monitoring
- Battery monitoring
- **Buffers**
- Filters



Sample and Hold Circuit Using Two TLV341

3 Description

The TLV34xx devices are single and dual CMOS operational amplifiers, respectively, with low-voltage, low-power, and rail-to-rail output swing capabilities. The PMOS input stage offers an ultra-low input bias current of 1pA (typical) and an offset voltage of 0.3mV (typical). For applications requiring excellent dc precision, the A grade (TLV34xA) has a low offset voltage of 1.25mV (maximum) at 25°C.

single-supply amplifiers are designed specifically for ultra-low-voltage (1.5V to operation, with a common-mode input voltage range that typically extends from -0.2V to 0.5V from the positive supply rail.

The TLV341 (single) and TLV342 (dual) in the RUG package also offer a shutdown (SHDN) pin that can be used to disable the device. In shutdown mode, the supply current is reduced to 45pA (typical). Offered in both the SOT-23 and smaller SC70 packages, the TLV341 is an excellent choice for the most spaceconstrained applications. The dual TLV342 is offered in the standard SOIC, VSSOP, and X2QFN packages.

An extended industrial temperature range from -40°C to 125°C makes the TLV34xx flexible for use in a wide variety of commercial and industrial applications.

Package Information

1 dokage information							
PART NUMBER (1)	PACKAGE	BODY SIZE (NOM)					
TLV341	(SOT-23, 6)	2.90mm × 1.60mm					
	(SC70, 6)	2.00mm × 1.25mm					
	(SOT, 6)	1.60mm × 1.20mm					
	(SOIC, 8)	4.90mm × 3.91mm					
TLV342	(VSSOP, 8)	3.00mm × 3.00mm					
	(X2QFN, 10)	1.50mm × 2.00mm					
TLV342S	(X2QFN, 10)	1.50mm × 2.00mm					


For all available packages, see the orderable addendum at the end of the data sheet.



Table of Contents

1 Features	6.2 Functional Block Diagram16
2 Applications	
3 Description	
4 Pin Configuration and Functions	7 Application and Implementation17
5 Specifications	7.1 Application Information
5.1 Absolute Maximum Ratings	7.2 Typical Application17
5.2 ESD Ratings	
5.3 Recommended Operating Conditions	5 7.4 Layout18
5.4 Thermal Information: TLV341	8 Device and Documentation Support20
5.5 Thermal Information: TLV342	8.1 Receiving Notification of Documentation Updates20
5.6 Thermal Information: TLV342S	8.2 Support Resources20
5.7 Electrical Characteristics: V ₊ = 1.8V	7 8.3 Trademarks20
5.8 Electrical Characteristics: V ₊ = 5V	8.4 Electrostatic Discharge Caution20
5.9 Shutdown Characteristics: V ₊ = 1.8V	9 8.5 Glossary20
5.10 Shutdown Characteristics: V ₊ = 5V	9 Revision History
5.11 Typical Characteristics1	10 Mechanical, Packaging, and Orderable
6 Detailed Description1	Information21
6.1 Overview1	

4 Pin Configuration and Functions






Figure 4-1. TLV341 DBV or DCK Package, 6-Pin SOT-23 or SC70 (Top View)

Figure 4-2. TLV341 DRL Package, 6-Pin SOT (Top View)

Table 4-1. Pin Functions: TLV341

	PIN		PIN		I/O	DESCRIPTION
NAME	SOT-23, SC70	SOT	"0	DESCRIPTION		
1IN+	1	2	I	Noninverting input on channel 1		
1IN-	3	3	I	Inverting input on channel 1		
10UT	4	4	0	Output on channel 1		
GND	2	1	_	Ground		
SHDN	5	5	I	Shutdown active low		
V ₊	6	6	_	Positive power supply		




Figure 4-3. TLV342 D or DGK Package, 10-Pin SOIC or VSSOP (Top View)




Figure 4-4. TLV342 RUG Package, 10-Pin X2QFN (Top View)

Table 4-2. Pin Functions: TLV342

	PIN		1/0	DESCRIPTION	
NAME	SOIC, VSSOP	X2QFN	1/0	DESCRIPTION	
1IN+	3	1	I	Noninverting input on channel 1	
1IN-	2	10	I	Inverting input on channel 1	
10UT	1	9	0	Output on channel 1	
2IN+	5	4	I	Noninverting input on channel 2	
2IN-	6	5	I	Inverting input on channel 2	
2OUT	7	6	0	Output on channel 2	
GND	4	2	_	Ground	
NC ⁽¹⁾	_	3, 8	_	Not connected	
V ₊	8	7	_	Positive power supply	

(1) NC – No internal connection






Figure 4-5. TLV342S RUG Package, 10-Pin X2QFN (Top View)

Table 4-3. Pin Functions: TLV342S

	PIN		DESCRIPTION		
NAME	NO.	I/O	DESCRIPTION		
1IN+	1	I	Noninverting input on channel 1		
1IN-	10	I	verting input on channel 1		
10UT	9	0	Output on channel 1		
2IN+	4	I	Noninverting input on channel 2		
2IN-	5	I	Inverting input on channel 2		
2OUT	6	0	Output on channel 2		
GND	2	_	Ground		
NC ⁽¹⁾	8	_	Not connected		
SHDN	3	I	Shutdown active low		
V ₊	7	_	Positive power supply		

(1) NC – No internal connection



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V ₊	Supply voltage ⁽²⁾	-0.3	5.5	V
V _{ID}	Differential input voltage ⁽³⁾		±5.5	V
VI	Input voltage (either input or shutdown)	-0.3	5.5	V
Vo	Output voltage	-0.3	V _{CC} + 0.3	V
TJ	Operating virtual-junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V ₊	Supply voltage (single-supply operation)	1.5	5.5	V
T _A	Operating free-air temperature	-40	125	°C

5.4 Thermal Information: TLV341

			TLV341		
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT
		6 PINS	6 PINS	6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	193.4	196.8	221.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	145.6	82.4	109.1	°C/W
R _{0JB}	Junction-to-board thermal resistance	44.1	95.2	111.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	34.1	1.8	6.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	43.4	93.2	109.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

²⁾ All voltage values (except differential voltages) are with respect to the network GND.

⁽³⁾ Differential voltages are at IN+ with respect to IN-.

⁽²⁾ JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



5.5 Thermal Information: TLV342

			TLV342		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (MSOP)	RUG (X2QFN)	UNIT
		8 PINS	8 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123.6	192.3	167	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	69.8	78.2	56.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	63.9	112.6	94.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	24.4	15.2	4.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	63.4	111.2	94	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.6 Thermal Information: TLV342S

		TLV342S	
	THERMAL METRIC ⁽¹⁾	RUG (X2QFN)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	158.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	87.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	1	°C/W
ΨЈВ	Junction-to-board characterization parameter	87	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



5.7 Electrical Characteristics: V₊ = 1.8V

 V_{+} = 1.8V, GND = 0V, V_{IC} = V_{O} = $V_{+}/2$, R_{L} > 1M Ω (unless otherwise noted). See Section 5.9.

	PARAMETER	TEST CONDI	TIONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT
		Ctandard cut de		25°C		0.3	4	
		Standard grade		Full range			4.5	mV
V_{IO}	Input offset voltage			25°C		0.3	1.25	
		A grade		0°C to 125°C		0.3	1.5	
				-40°C to 125°C		0.3	1.7	
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.9		μV/°C
						1	100	
I_{IB}	Input bias current			–40°C to 85°C			375	pА
				-40°C to 125°C			3000	
I _{IO}	Input offset current			25°C		6.6		fA
CMDD	Common mode rejection ratio	0 ≤ V _{ICR} ≤ 1.2V		25°C	60	85		٩D
CMRR	Common-mode rejection ratio			Full range	50			dB
	0 1 11 11 11	4.0)/ 4.1/ 4.5)/			75	95		i.
k _{SVR}	Supply-voltage rejection ratio	1.8V ≤ V ₊ ≤ 5V		Full range	65			dB
V _{ICR}	Common-mode input voltage range	CMRR ≥ 60dB		25°C	0		1.2	V
		R _L = 10kΩ to 1.35V		25°C	70	110		-
				Full range	60			
A_V	Large-signal voltage gain ⁽²⁾	$R_L = 2k\Omega$ to 1.35V		25°C	65	100		dB
				Full range	55			
			T	25°C		22	50	5
		$R_L = 2k\Omega$ to 1.35V	Low level	Full range			75	
			High level	25°C		25	50	
	Output swing			Full range			75	
Vo	(delta from supply rails)			25°C		14	20	mV
			Low level	Full range			25	
		$R_L = 10k\Omega$ to 1.35V		25°C		7	20	
			High level	Full range			25	
_				25°C		150	200	
I _{CC}	Supply current (per channel)			Full range			210	μA
		Sourcing			6	12		
los	Output short-circuit current	Sinking		- 25°C -	10	20		mA
SR	Slew rate	$R_L = 10k\Omega^{(3)}$		25°C		0.9		V/µs
GBW	Unity-gain bandwidth	$R_L = 10k\Omega$, $C_L = 200pF$		25°C		2.2		MHz
φ _m	Phase margin	$R_L = 100k\Omega, C_L = 200pF$		25°C		55		0
G _m	Gain margin	$R_L = 100k\Omega, C_L = 200pF$		25°C		15		dB
V _n	Equivalent input noise voltage	f = 1kHz				33		nV/√ Hz
I _n	Equivalent input noise current	f = 1kHz		25°C		0.001		pA/√ Hz
THD	Total harmonic distortion	f = 1kHz, A _V = 1, R _L = V _I = 1 V _{PP}	: 600Ω,	25°C		0.015%		

Typical values represent the most likely parametric norm.

GND + $0.2V \le V_O \le V_+ - 0.2V$ Connected as voltage follower with $2V_{PP}$ step input. Number specified is the slower of the positive and negative slew rates. (2) (3)



5.8 Electrical Characteristics: V₊ = 5V

 V_{+} = 5V, GND = 0V, V_{IC} = V_{O} = $V_{+}/2$, R_{L} > 1M Ω (unless otherwise noted). See Section 5.10.

	PARAMETER	TEST CONDI	TIONS	T _A	MIN	TYP ⁽¹⁾	MAX	UNIT	
		Other dead and de		25°C		0.3	4		
		Standard grade		Full range			4.5		
V_{IO}	Input offset voltage			25°C		0.3	1.25	mV	
		A grade		0°C to 125°C		0.3	1.5		
				-40°C to 125°C		0.3	1.7		
α_{VIO}	Average temperature coefficient of input offset voltage			Full range		1.9		μV/°C	
				25°C		1	200		
I _{IB}	Input bias current			–40°C to 85°C			375	pА	
				-40°C to 125°C			3000		
I _{IO}	Input offset current			25°C		6.6		fA	
CMDD	C	0 < 1/ < 4 4 1/		25°C	75	90		J.	
CMRR	Common-mode rejection ratio	$0 \le V_{ICR} \le 4.4V$		Full range	70			dB	
				25°C	75	95			
k _{SVR}	Supply-voltage rejection ratio	1.8V ≤ V ₊ ≤ 5V		Full range	65			dB	
V _{ICR}	Common-mode input voltage range	CMRR ≥ 70dB	25°C	0		4.4	V		
				25°C	80	110			
		$R_L = 10k\Omega$ to 2.5V		Full range	70				
A_V	Large-signal voltage gain ⁽²⁾			25°C	75	105		dB	
		$R_L = 2k\Omega$ to 2.5V		Full range	60				
			l	25°C		40	60		
		$R_L = 2k\Omega$ to 2.5V	Low level High level	Full range			85		
				25°C		25	60	1	
	Output swing			Full range			85		
Vo	(delta from supply rails)			25°C		18	30	mV	
			Low level	Full range			40		
		$R_L = 10k\Omega$ to 2.5V		25°C		7	15		
		High level		Full range			20		
				25°C		150	200	_	
I _{CC}	Supply current (per channel)			Full range			215	μA	
		Sourcing			60	113		_	
los	Output short-circuit current	Sinking		- 25°C -	80	115		mA	
SR	Slew rate	$R_L = 10k\Omega^{(3)}$	25°C		1		V/µs		
GBW	Unity-gain bandwidth	$R_L = 10k\Omega, C_L = 200pF$		25°C		2.3		MHz	
φ _m	Phase margin	$R_L = 100k\Omega, C_L = 200pF$		25°C		55		0	
G _m	Gain margin	$R_L = 100k\Omega, C_L = 200pF$		25°C		15		dB	
V _n	Equivalent input noise voltage	f = 1kHz		25°C		33		nV/√ Hz	
I _n	Equivalent input noise current	f = 1kHz		25°C		0.001		pA/√ Hz	
THD	Total harmonic distortion	f = 1kHz, A _V = 1, R _L = V _I = 1V _{PP}	600Ω,	25°C		0.012%			



5.9 Shutdown Characteristics: V₊ = 1.8V

 V_{+} = 1.8V, GND = 0V, V_{IC} = V_{O} = $V_{+}/2$, R_{L} > 1M Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
I _{CC(SHDN)}	Supply current in shutdown mode	V _{SD} = 0V	25°C		0.01	1	μA
	Supply current in shutdown mode	V _{SD} - 0V	Full range		1.5		
t _(on)	Amplifier turnon time		25°C		5		μs
V	Decrees and adopted and a second a second and a second an	On mode	05°0	1.5		1.8	V
V _{SD}	Recommended shutdown pin voltage range	Shutdown mode	25°C	0		0.2	


5.10 Shutdown Characteristics: V₊ = 5V

 V_{+} = 5V, GND = 0V, V_{IC} = V_{O} = $V_{+}/2$, R_{L} > 1M Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
I _{CC(SHDN)}	Supply current in shutdown mode	\/ - 0\/	25°C		0.01	1	
	Supply current in shutdown mode	V _{SD} = 0V	Full range			1.5	μA
t _(on)	Amplifier turnon time		25°C		5		μs
V	Pagammandad abutdayın nin yaltaga ranga	On mode	25°C	4.5		5	V
V_{SD}	Recommended shutdown pin voltage range	Shutdown mode	25 C	0		0.2	V




5.11 Typical Characteristics



























6 Detailed Description

6.1 Overview

The TLV34xx devices are precision operational amplifiers with CMOS inputs for very low input bias current. Grade A devices offer lower V_{IO} for high accuracy in direct-coupled applications. Output is rail to rail and input common mode includes ground. TLV341 and TLV342S have shutdown mode for very low supply current.

6.2 Functional Block Diagram



Copyright @ 2010, Texas instruments incorp

6.3 Feature Description

6.3.1 PMOS Input Stage

PMOS Input Stage supports a lower input range that includes ground. Upper range limit is VCC – 0.6V.

6.3.2 CMOS Output Stage

The CMOS drain output topology allows rail-to-rail output swing.

6.3.3 Shutdown

TLV341 and TLV342S include a shutdown pin. During shutdown, I_{CC} is nearly zero and the output becomes high impedance. The typical turnon time coming out of shutdown is 5µs.

6.4 Device Functional Modes

The TLV34xx devices have two operation modes:

- Normal operation when SHDN pin is at V₊ level or the SHDN pin is not present
- Shutdown mode when SHDN is at GND level; I_{CC} is very low and output is high impedance.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TLV34xx devices have rail-to-rail output and input range from ground to VCC – 0.6V. CMOS inputs provide very low input current. Shutdown capability is an option in dual amplifier version. Operation from 1.5V to 5.5V is possible.

7.2 Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes outputs a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative voltages positive.




Figure 7-1. Application Schematic

7.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and output voltage range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 2 V is sufficient to accommodate this application. The supplies can power up in any order; however, neither supply can be of opposite polarity relative to ground at any time; otherwise, a large current can flow though the input ESD diodes. TI highly recommends adding a series resistor to the grounded input to limit current in such an occurrence. Vsup+ must be more positive than Vsup- at all times; otherwise, a large reverse supply current can flow.

7.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{V} = \frac{VOUT}{VIN}$$
 (1)

$$A_{V} = \frac{1.8}{-0.5} = -3.6 \tag{2}$$

Once the desired gain is determined, choose a value for RI or RF. Choosing a value in the $k\Omega$ range is desirable because the amplifier circuit uses currents in the mA range. This maintains that the part does not draw too much current. For this example, choose $10k\Omega$ for RI, which means $36k\Omega$ is used for RF. This is determined by Equation 3.

$$A_{V} = -\frac{RF}{RI}$$
 (3)



7.2.3 Application Curve




Figure 7-2. Input and Output Voltages of the Inverting Amplifier

7.3 Power Supply Recommendations

CAUTION

Supply voltages larger than 5.5V for a single supply can permanently damage the device (see the *Section 5.1*).

Place 0.1µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies.

7.4 Layout

7.4.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1µF ceramic bypass capacitors between each supply pin and ground, placed as
 close to the device as possible. A single bypass capacitor from V₊ to ground is applicable for single-supply
 applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds while paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 not possible to keep them separate, cross the sensitive trace perpendicular as opposed to in parallel with the
 noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in Section 7.4.1.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



7.4.2 Layout Example




Figure 7-3. Layout Schematic




Figure 7-4. Operational Amplifier Schematic for Noninverting Configuration



8 Device and Documentation Support

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision D (February 2016) to Revision E (June 2025)	age
•	Updated the numbering format for tables, figures, and cross-references throughout the document	
•	supply voltages Changed maximum supply current (per channel) at 25°C from 150 μ A to 200 μ A for both V ₊ = 1.8V and V ₊ = 5V supply voltages	=
•	Changed maximum supply current (per channel) at full temperature range and V_+ = 1.8V from 200 μ A to 210 μ A	
•	Changed maximum supply current (per channel) at full temperature range and V ₊ = 5V from 200μA to 215μ	μA.
•	Changed maximum recommended shutdown pin voltage from 0.5V to 0.2V for both V_+ = 1.8V and V_+ = 5V supply voltages	′
CI	nanges from Revision C (November 2007) to Revision D (February 2016)	age
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and	
•	Documentation Support section, and Mechanical, Packaging, and Orderable Information section	

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLV341AIDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YCGE
TLV341AIDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YCGE
TLV341AIDBVT	Obsolete	Production	SOT-23 (DBV) 6	-	-	Call TI	Call TI	-40 to 125	YCGE
TLV341AIDCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	Call TI Nipdau	Level-1-260C-UNLIM	-40 to 125	Y5E
TLV341AIDCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Y5E
TLV341AIDCKT	Obsolete	Production	SC70 (DCK) 6	-	-	Call TI	Call TI	-40 to 125	Y5E
TLV341IDBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YC9E
TLV341IDBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YC9E
TLV341IDCKR	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	Call TI Nipdau	Level-1-260C-UNLIM	-40 to 125	Y4E
TLV341IDCKR.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	Call TI	Level-1-260C-UNLIM	-40 to 125	Y4E
TLV341IDCKRG4	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y4E
TLV341IDCKRG4.A	Active	Production	SC70 (DCK) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	Y4E
TLV341IDCKT	Obsolete	Production	SC70 (DCK) 6	-	-	Call TI	Call TI	-40 to 125	Y4E
TLV341IDRLR	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(Y4A, Y4W)
TLV341IDRLR.A	Active	Production	SOT-5X3 (DRL) 6	4000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	(Y4A, Y4W)
TLV342AID	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 125	TY342A
TLV342AIDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342A
TLV342AIDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342A
TLV342ID	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	-40 to 125	TY342
TLV342IDGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	Y6A
TLV342IDGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	Y6A
TLV342IDR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342
TLV342IDR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TY342
TLV342IRUGR	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(1S8, Y6E)
TLV342IRUGR.A	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(1S8, Y6E)
TLV342IRUGRG4	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1S8
TLV342IRUGRG4.A	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1S8
TLV342SIRUGR	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(1OA, 2YE)
TLV342SIRUGR.A	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	(1OA, 2YE)



17-Jun-2025



www.ti.com

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLV342SIRUGRG4	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	10A
TLV342SIRUGRG4.A	Active	Production	X2QFN (RUG) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	10A

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.



www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV341AIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341AIDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV341IDBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV341IDCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV341IDCKRG4	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TLV341IDRLR	SOT-5X3	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TLV342AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV342IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
TLV342IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV342IRUGR	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1
TLV342IRUGRG4	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1
TLV342SIRUGR	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1
TLV342SIRUGRG4	X2QFN	RUG	10	3000	180.0	8.4	1.75	2.25	0.55	4.0	8.0	Q1



www.ti.com 24-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV341AIDBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TLV341AIDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
TLV341IDBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
TLV341IDCKR	SC70	DCK	6	3000	180.0	180.0	18.0
TLV341IDCKRG4	SC70	DCK	6	3000	200.0	183.0	25.0
TLV341IDRLR	SOT-5X3	DRL	6	4000	202.0	201.0	28.0
TLV342AIDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV342IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV342IDR	SOIC	D	8	2500	353.0	353.0	32.0
TLV342IRUGR	X2QFN	RUG	10	3000	210.0	185.0	35.0
TLV342IRUGRG4	X2QFN	RUG	10	3000	210.0	185.0	35.0
TLV342SIRUGR	X2QFN	RUG	10	3000	210.0	185.0	35.0
TLV342SIRUGRG4	X2QFN	RUG	10	3000	210.0	185.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. Minimum 0.1 mm solder wetting on pin side wall. Available for wettable flank version only.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PLASTIC SMALL OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated