

- Wide Range of Supply Voltages Over Specified Temperature Range: T<sub>A</sub> = -40°C to 85°C ... 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V<sub>DD</sub> –1 V at 25°C
- Output Voltage Range Includes Negative Rail



- High Input Impedance . . .  $10^{12} \Omega$  Typ
- Low Noise . . . 25 nV/√Hz Typically at f = 1 kHz (High-Bias Mode)
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity
- Bias-Select Feature Enables Maximum Supply Current Range From 17 μA to 1.5 mA at 25°C



### description

The TLV2341 operational amplifier has been specifically developed for low-voltage, single-supply applications and is fully specified to operate over a voltage range of 2 V to 8 V. The device uses the Texas Instruments silicon-gate LinCMOS<sup>™</sup> technology to facilitate low-power, low-voltage operation and excellent offset-voltage stability. LinCMOS<sup>™</sup> technology also enables extremely high input impedance and low bias currents allowing direct interface to high-impedance sources.

The TLV2341 offers a bias-select feature, which allows the device to be programmed with a wide range of different supply currents and therefore different levels of ac performance. The supply current can be set at 17  $\mu$ A, 250  $\mu$ A, or 1.5 mA, which results in slew-rate specifications between 0.02 and 2.1 V/ $\mu$ s (at 3 V).

The TLV2341 operational amplifiers are especially well suited to single-supply applications and are fully specified and characterized at 3-V and 5-V power supplies. This low-voltage single-supply operation combined with low power consumption makes this device a good choice for remote, inaccessible, or portable battery-powered applications. The common-mode input range includes the negative rail.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2341 incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD 883 C, Methods 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

-					
		P	ACKAGED DE	VICES	CHIP
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	FORM (Y)
-40°C to 85°C	8 mV	TLV2341ID	TLV2341IP	TLV2341IPWLE	TLV2341Y

#### AVAILABLE OPTIONS

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2341IDR). The PW package is only available left-end taped and reeled (e.g., TLV2341IPWLE).

LinCMOS is a trademark of Texas Instruments Incorporated.

# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110A - MAY 1992 - REVISED AUGUST 1994

#### bias-select feature

The TLV2342 offers a bias-select feature that allows the user to select any one of three bias levels, depending on the level of performance desired. The tradeoffs between bias levels involve ac performance and power dissipation (see Table 1).

	TYPICAL PARAMETER VALUES		MODE	-	
	$T_A = 25^{\circ}C, V_{DD} = 3 V$	HIGH BIAS R <sub>L</sub> = 10 kΩ	MEDIUM BIAS R <sub>L</sub> = 100 kΩ	LOW BIAS $R_L = 1 M\Omega$	UNIT
PD	Power dissipation	975	195	15	μW
SR	Slew rate	2.1	0.38	0.02	V/µs
Vn	Equivalent input noise voltage at f = 1 kHz	25	32	68	nV/√Hz
B <sub>1</sub>	Unity-gain bandwidth	790	300	27	kHz
φm	Phase margin	46°	39°	34°	
AVD	Large-signal differential voltage amplification	11	83	400	V/mV

Table 1. Effect of Bias Selection on Performance

### bias selection

Bias selection is achieved by connecting BIAS SELECT to one of three voltage levels (see Figure 1). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This procedure is simple in split-supply applications since this point is ground. In single-supply applications, the medium-bias mode necessitates using a voltage divider as indicated in Figure 1. The use of large-value resistors in the voltage divider reduces the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.




Figure 1. Bias Selection for Single-Supply Applications



#### high-bias mode

In the high-bias mode, the TLV2341 series feature low offset voltage drift, high input impedance, and low noise. Speed in this mode approaches that of BiFET devices but at only a fraction of the power dissipation.

#### medium-bias mode

The TLV2341 in the medium-bias mode features a low offset voltage drift, high input impedance, and low noise. Speed in this mode is similar to general-purpose bipolar devices but power dissipation is only a fraction of that consumed by bipolar devices.

#### low-bias mode

In the low-bias mode, the TLV2341 features low offset voltage drift, high input impedance, extremely low power consumption, and high differential voltage gain.

TODIC	BIAS MODE
TOPIC	BIAS MODE
Schematic	all
Absolute maximum ratings	all
Recommended operating conditions	all
Electrical characteristics Operating characteristics Typical characteristics	high (Figures 2 – 31)
Electrical characteristics Operating characteristics Typical characteristics	medium (Figures 32 – 61)
Electrical characteristics Operating characteristics Typical characteristics	low (Figures 62 – 91)
Parameter measurement information	all
Application information	all


#### ORDER OF CONTENTS




SLOS110A – MAY 1992 – REVISED AUGUST 1

## TLV2341Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2341. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.







СЛ

## TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{DD}$ (see Note 1) Differential input voltage (see Note 2) Input voltage range, $V_1$ (any input) Input current, $I_1$ Output current, $I_O$ Duration of short-circuit current at (or below) $T_A = 25^{\circ}C$ (see Note 3) Continuous total dissipation Operating free-air temperature range, $T_A$ Storage temperature range	VDD±           -0.3 V to VDD           ±5 mA           ±30 mA           unlimited           See Dissipation Rating Table           -40°C to 85°C           -65°C to 150°C
Storage temperature range          Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may effect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at the noninverting input with respect to the inverting input.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
D	725 mW	5.8 mW/°C	377 mW
Р	1000 mW	8.0 mW/°C	520 mW
PW	525 mW	4.2 mW/°C	273 mW

## recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		2	8	V
	$V_{DD} = 3 V$	-0.2	1.8	V
Common-mode input voltage, VIC	$V_{DD} = 5 V$	-0.2	3.8	v
Operating free-air temperature, TA		-40	85	°C



# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## **HIGH-BIAS MODE**

## electrical characteristics at specified free-air temperature

		TEOT		TLV2341I								
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	v	DD = 3 \	/	V	DD = 5 V	'	UNIT		
				MIN TYP MAX		MIN	TYP	MAX				
VIO	Input offset voltage	V <sub>O</sub> = 1 V, V <sub>IC</sub> = 1 V,	25°C		0.6	8		1.1	8	mV		
VI0	input onset voltage	R <sub>S</sub> = 50 Ω, R <sub>L</sub> = 10 kΩ	Full range			10			10			
αΛΙΟ	Average temperature of input offset voltage		25°C to 85°C		2.7			2.7		μV/°C		
10	Input offset current (see Note 4)	V <sub>O</sub> = 1 V,	25°C		0.1			0.1		pА		
U		$V_{IC} = 1 V$	85°C		22	1000		24	1000 PA	P/		
IB	Input bias current (see Note 4)	$V_{O} = 1 V,$	25°C		0.6			0.6		pА		
		V <sub>IC</sub> = 1 V	85°C		175	2000		200	2000			
VICR	Common-mode input voltage range		25°C	-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V		
	(see Note 5)		Full range	-0.2 to 1.8			-0.2 to 3.8			V V V		
		V <sub>IC</sub> = 1 V,	25°C	1.75	1.9		3.2	3.7				
VOH	High-level output voltage	V <sub>ID</sub> = 100 mV, I <sub>OH</sub> = -1 mA	Full range	1.7			3			V		
M		V <sub>IC</sub> = 1 V,	25°C		120	150		90	150			
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$	Full range			190			190	mV		
A=	Large-signal differential	$V_{IC} = 1 V,$	25°C	3	11		5	23		V/mV		
AVD	voltage amplification	$R_L = 10 k\Omega$ , See Note 6	Full range	2			3.5			V/IIIV		
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ $V_{IC} = V_{ICR}min,$	25°C	65	78		65	80		dB		
CIVIER	Common-mode rejection ratio	$R_{S} = 50 \Omega$	Full range	60			60			uВ		
kovo	Supply-voltage rejection ratio	$V_{IC} = 1 V,$	25°C	70	95		70	95		dB		
<sup>k</sup> SVR	$(\Delta V_{DD}/\Delta V_{IO})$	$V_{O} = 1 V,$ R <sub>S</sub> = 50 $\Omega$	VO = 1 V,	$V_{O} = 1 V,$	Full range	65			65			aB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$	25°C		-1.2			-1.4		μΑ		
	Supply current	V <sub>O</sub> = 1 V, V <sub>IC</sub> = 1 V,	25°C		325	1500		675	1600			
DD	Supply surrent		Full range			2000			2200	μA		

<sup>†</sup> Full range is -40°C to 85°C.
NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.
5. This range also applies to each input individually.
6. At V<sub>DD</sub> = 5 V, V<sub>O</sub> = 0.25 V to 2 V; at V<sub>DD</sub> = 3 V, V<sub>O</sub> = 0.5 V to 1.5 V.



# TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## **HIGH-BIAS MODE**

## operating characteristics at specified free-air temperature, $V_{DD}$ = 3 V

	DADAMETED	теот о		T.	Т	LV2341I		LINUT
	PARAMETER	TESTC	ONDITIONS	TA	MIN	TYP	MAX	UNIT
SR		V <sub>IC</sub> = 1 V, R <sub>L</sub> = 10 kΩ,	$V_{I(PP)} = 1 V,$	25°C		2.1		
SK	Slew rate at unity gain	$R_{L} = 10 \text{ ks2,}$ See Figure 92	С[ = 20 рг,	85°C		1.7	TYP         MAX           2.1         1.7	V/μs
V <sub>n</sub>	Equivalent input noise voltage	f = kHz, See Figure 93	R <sub>S</sub> = 20 Ω,	25°C		25		nV/√Hz
Paul	Movimum output owing hondwidth	V <sub>O</sub> = V <sub>OH</sub> ,	C <sub>L</sub> = 20 pF,	25°C		170		kHz
ВОМ	Maximum output-swing bandwidth	$R_L = 10 \text{ k}\Omega$ ,	See Figure 92	85°C		145		KIIZ
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV,	C <sub>L</sub> = 20 pF,	25°C		790		kHz
<sup>D</sup> 1	Onity-gain bandwidth	$R_L = 10 \text{ k}\Omega$ ,	See Figure 94	85°C		690		NI IZ
		Vj = 10 mV,	f = B <sub>1</sub> ,	-40°C		53°		
φm	Phase margin	C <sub>L</sub> = 20 pF,		25°C		49°		
		See Figure 94		85°C		47°		

## operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

	DADAMETED	TEST	CONDITIONS	т.	Т	LV2341I		UNIT
	PARAMETER	TEST	CONDITIONS	TA	MIN	TYP	MAX	UNIT
		V <sub>IC</sub> = 1 V,		25°C		3.6		
SR	Slow rate at unity gain	$R_L = 10 k\Omega$ ,	V <sub>I(PP)</sub> = 1 V	85°C		2.8		Muo
J SK	Slew rate at unity gain	C <sub>L</sub> = 20 pF,		25°C		2.9		V/µs nV/√Hz kHz MHz
		See Figure 92	VI(PP) = 2.5 V	85°C		2.3		
v <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 93	R <sub>S</sub> = 20 Ω,	25°C		25		nV/√ <del>Hz</del>
David	Movimum output owing bondwidth	V <sub>O</sub> = V <sub>OH</sub> ,	C <sub>1</sub> = 20 pF,	25°C		320		
ВОМ	Maximum output-swing bandwidth	$R_L = 10 k\Omega$ ,	See Figure 92	85°C		250		КПИ
D.	Lipity goin bondwidth	Vj = 10 mV,	C <sub>L</sub> = 20 pF,	25°C		1.7		
B <sub>1</sub>	Unity-gain bandwidth	$R_L = 10 \text{ k}\Omega,$	See Figure 94	85°C		1.2		IVITZ
		V <sub>I</sub> = 10 mV,	f = B <sub>1</sub> ,	-40°C		49°		
φm	Phase margin	C <sub>L</sub> = 20 pF,	$R_L = 10 k\Omega$ ,	25°C		46°		
		See Figure 94		85°C		43°		



## **HIGH-BIAS MODE**

## electrical characteristics, $T_A = 25^{\circ}C$

						TLV2	23411			
	PARAMETER	TEST C	ONDITIONS	V	V <sub>DD</sub> = 3 V		V	DD = 5 \	/	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V <sub>O</sub> = 1 V, R <sub>S</sub> = 50 Ω,	V <sub>IC</sub> = 1 V, R <sub>L</sub> = 10 kΩ		0.6	8		1.1	8	mV
1 <sub>10</sub>	Input offset current (see Note 4)	V <sub>O</sub> = 1 V,	V <sub>IC</sub> = 1 V		0.1			0.1		pА
I <sub>IB</sub>	Input bias current (see Note 4)	V <sub>O</sub> = 1 V,	$V_{IC} = 1 V$		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
VOH	High-level output voltage	V <sub>IC</sub> = 1 V, I <sub>OH</sub> = -1 mA	V <sub>ID</sub> = 100 mV,	1.75	1.9		3.2	3.7		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IC</sub> = 1 V, I <sub>OL</sub> = 1 mA	V <sub>ID</sub> = -100 mV,		120	150		90	150	mV
A <sub>VD</sub>	Large-signal differential voltage amplification	V <sub>IC</sub> = 1 V, See Note 6	RL = 10 kΩ,	3	11		50	23		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ R <sub>S</sub> = 50 $\Omega$	$V_{IC} = V_{ICR}min$ ,	65	78		65	80		dB
<b>k</b> SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	V <sub>IC</sub> = 1 V,	70	95		70	95		dB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$			-1.2			-1.4		μΑ
IDD	Supply current	V <sub>O</sub> = 1 V, No load	V <sub>IC</sub> = 1 V,		325	1500		675	1600	μA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At  $V_{DD} = 5 V$ ,  $V_{O} = 0.25 V$  to 2 V; at  $V_{DD} = 3 V$ ,  $V_{O} = 0.5 V$  to 1.5 V.




**TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)** 


			FIGURE
VIO	Input offset voltage	Distribution	2,3
αγιο	Input offset voltage temperature coefficient	Distribution	4,5
VOH	High-level output voltage	vs Output current vs Supply voltage vs Temperature	6 7 8
V <sub>OL</sub>	Low-level output voltage	vs Common-mode input voltage vs Temperature vs Differential input voltage vs Low-level output current	9 10, 12 11 13
A <sub>VD</sub>	Large-signal differential voltage amplification	vs Supply voltage vs Temperature vs Frequency	14 15 26, 27
I <sub>IB</sub>	Input bias current	vs Temperature	16
١O	Input offset current	vs Temperature	16
VIC	Common-mode input voltage	vs Supply voltage	17
IDD	Supply current	vs Supply voltage vs Temperature	18 19
SR	Slew rate	vs Supply voltage vs Temperature	20 21
	Bias select current	vs Supply voltage	22
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	vs Frequency	23
B <sub>1</sub>	Unity-gain bandwidth	vs Temperature vs Supply voltage	24 25
<sup>¢</sup> m	Phase margin	vs Supply voltage vs Temperature vs Load capacitance	28 29 30
Vn	Equivalent input noise voltage	vs Frequency	31
	Phase shift	vs Frequency	26, 27

#### **Table of Graphs**












# TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994







LARGE-SIGNAL LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION DIFFERENTIAL VOLTAGE AMPLIFICATION vs vs SUPPLY VOLTAGE FREE-AIR TEMPERATURE 60 50  $R_L = 10 k\Omega$ R<sub>L</sub> = 10 kΩ 45 A<sub>VD</sub> – Large-Signal Differential Voltage AVD – Large-Signal Differential Voltage 50 40  $T_A = -40^{\circ}C$ 35 Amplification – V/mV 40 Amplification – V/mV 30 V<sub>DD</sub> = 5 V 30 25 20 20 15  $V_{DD} = 3 V$ T<sub>A</sub> = 25°C 10 10 T<sub>A</sub> = 85°C 5 0 0 2 4 6 0 8 -75 -50 -25 25 50 0 75 100 125 V<sub>DD</sub> – Supply Voltage – V T<sub>A</sub> – Free-Air Temperature – °C Figure 14 Figure 15 INPUT BIAS CURRENT AND INPUT OFFSET **COMMON-MODE INPUT VOLTAGE** CURRENT **POSITIVE LIMIT** vs vs **FREE-AIR TEMPERATURE** SUPPLY VOLTAGE 104 8 IIB and IIO - Input Bias and Offset Currents - pA  $V_{DD} = 3 V$ T<sub>A</sub> = 25°C V<sub>IC</sub> = 1 V See Note A V<sub>IC</sub> – Common-Mode Input Voltage – V 103 6 102 IB 4 101 lio 2 1 0.1 0 35 85 105 115 125 25 45 55 65 75 95 0 2 4 6 8 T<sub>A</sub> – Free-Air Temperature – °C V<sub>DD</sub> – Supply Voltage – V NOTE: The typical values of input bias current and input offset current below 5 pA were determined mathematically.

#### **TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)**




Figure 17




# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994









#### **TYPICAL CHARACTERISTICS (HIGH-BIAS MODE)**





Figure 27

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110A - MAY 1992 - REVISED AUGUST 1994





**MEDIUM-BIAS MODE** 

## electrical characteristics at specified free-air temperature

		TEOT		TLV2341I								
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	V	DD = 3 \	/	V	DD = 5 \	/	UNIT		
				MIN	TYP	MAX	MIN	TYP	MAX			
	lanut offertueltere	V <sub>O</sub> = 1 V, V <sub>IC</sub> = 1 V,	25°C		0.6	8		1.1	8			
VIO	Input offset voltage	$R_S = 50 \Omega$ , $R_L = 100 k\Omega$	Full range			10			10	mV		
αΛΙΟ	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°C		
lio	Input offset current (see Note 4)	V <sub>O</sub> = 1 V,	25°C		0.1			0.1		nA		
10	input onset current (see Note 4)	V <sub>IC</sub> = 1 V	85°C		22	1000		24	1000 pA			
IВ	Input bias current (see Note 4)	V <sub>O</sub> = 1 V,	25°C		0.6			0.6		pА		
"טו		V <sub>IC</sub> = 1 V	85°C		175	2000		200	2000	P/1		
			2500	-0.2 to	-0.3		-0.2 to	-0.3		V		
	Common-mode input voltage range		25°C	2	to 2.3		10 4	to 4.2		V		
VICR	(see Note 5)			-0.2			-0.2			v		
			Full range	to			to			V		
				1.8			3.8					
. ,		$V_{IC} = 1 V,$	25°C	1.75	1.9		3.2	3.9		.,		
VOH	High-level output voltage	$V_{ID} = 100 \text{ mV},$ $I_{OH} = -1 \text{ mA}$	Full range	1.7			3			V		
VOL	Low-level output voltage	$V_{IC} = 1 V,$ $V_{ID} = -100 \text{ mV},$	25°C		115	150		95	150	mV		
VOL	Low-level output voltage	$I_{OL} = 1 \text{ mA}$	Full range			190			190	IIIV		
AVD	Large-signal differential	V <sub>IC</sub> = 1 V, R <sub>L</sub> = 100 kΩ,	25°C	25	83		25	170		V/mV		
AVD	voltage amplification	See Note 6	Full range	15			15			v/IIIv		
CMPP	Common mode rejection ratio	$V_{O} = 1 V$ , $V_{IC} = V_{ICR}min$ ,	25°C	65	92		65	91		dP		
CMRR	Common-mode rejection ratio	$R_{S} = 50 \Omega$	Full range	60			60			dB		
kovo	Supply-voltage rejection ratio	$V_{IC} = 1 V,$	25°C	70	94		70	94		dB		
ksvr	$(\Delta V_{DD}/\Delta V_{IO})$	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	$v_0 = v_0$	Full range	65			65			aв	
II(SEL)	Bias select current	$V_{I(SEL)} = 0$	25°C		-100			-130		nA		
1	Supply ourroot	$V_0 = 1 V,$	25°C		65	250		105	280			
DD	Supply current	V <sub>IC</sub> = 1 V, No load	Full range			360			400	μΑ		

<sup>†</sup> Full range is  $-40^{\circ}$ C to  $85^{\circ}$ C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At  $V_{DD}$  = 5 V,  $V_O$  = 0.25 V to 2 V; at  $V_{DD}$  = 3 V,  $V_O$  = 0.5 V to 1.5 V.



# TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## **MEDIUM-BIAS MODE**

## operating characteristics at specified free-air temperature, $V_{DD}$ = 3 V

	DADAMETED	TEST CO	NDITIONS	TA	TLV2341I						
	PARAMETER	TEST CO	TEST CONDITIONS		MIN	TYP	MAX	UNIT			
SR		$V_{IC} = 1 V$ ,	$V_{I(PP)} = 1 V,$	25°C		0.38		V/µs			
SK	Slew rate at unity gain $R_L = 100 \text{ k}\Omega$ , $C_L = 20 \text{ pF}$ , See Figure 92		Ο <u></u> = 20 μr,	85°C		0.29		v/μs			
Vn	Equivalent input noise voltage	f = kHz, See Figure 93	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz			
Paul	Movimum output owing bondwidth	V <sub>O</sub> = V <sub>OH</sub> , R <sub>L</sub> = 100 kΩ,				С <sub>L</sub> = 20 рF,	25°C		34		kHz
ВОМ	Maximum output-swing bandwidth					$L = 100 \text{ k}\Omega$ , See Figure 92	85°C		32		KIIZ
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV,	$V_{I} = 10 \text{ mV},$	$V_{I} = 10 \text{ mV},  C_{I} = 20$	CL = 20 pF,	25°C		300		kHz	
<sup>D</sup> 1	Unity-gain bandwidth	$R_L = 100 \text{ k}\Omega$ ,				235		KI IZ			
	V <sub>I</sub> = 10 mV, f		f = B <sub>1</sub> ,	-40°C		42°					
φm	Phase margin	C <sub>L</sub> = 20 pF,	$R_L = 100 \text{ k}\Omega$ ,	25°C		39°					
		See Figure 94		85°C		36°					

## operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

	PARAMETER	TEST CO	NDITIONS	Тд	Т	LV2341I		UNIT				
	PARAMETER	TEST CO	TEST CONDITIONS		MIN	TYP	MAX	UNIT				
	SR Slew rate at unity gain $R_{L} = 100 \text{ k}\Omega$ ,	$V_{IC} = 1 V_{IC}$		25°C		0.43						
CD.		V <sub>I(PP)</sub> = 1 V	85°C		0.35		V/μs					
$C_{L} = 20$	C <sub>L</sub> = 20 pF,		25°C		0.40		v/µS					
	See Figure 92	VI(PP) = 2.5 V	85°C		0.32							
v <sub>n</sub>	Equivalent input noise voltage	f =1 kHz, See Figure 93	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√ <del>Hz</del>				
David	Movimum output output handwidth	$V_{O} = V_{OH},$ R <sub>L</sub> = 100 k $\Omega$ ,			C <sub>1</sub> = 20 pF,	25°C		55				
Вом	Maximum output-swing bandwidth									See Figure 92	85°C	
D.	$V_{I} = 10 \text{ m}$	V <sub>I</sub> = 10 mV,	C <sub>L</sub> = 20 pF,	25°C		525						
B <sub>1</sub>	Unity-gain bandwidth		See Figure 94	85°C		370		kHz				
		Vj = 10 mV,	f = B <sub>1</sub> ,	-40°C		43°						
φm	Phase margin	C <sub>L</sub> = 20 pF,	) pF, $R_{L} = 100 \text{ k}\Omega$ ,	25°C		40°						
		See Figure 94		85°C		38°						



## **MEDIUM-BIAS MODE**

## electrical characteristics, $T_A = 25^{\circ}C$

						TLV2	3411			
	PARAMETER		TEST CONDITIONS		V <sub>DD</sub> = 3 V			V <sub>DD</sub> = 5 V		
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V <sub>O</sub> = 1 V, R <sub>S</sub> = 50 Ω,	$V_{IC} = 1 V,$ $R_L = 100 k\Omega$		0.6	8		1.1	8	mV
IIO	Input offset current (see Note 4)	V <sub>O</sub> = 1 V,	$V_{IC} = 1 V$		0.1			0.1		pА
I <sub>IB</sub>	Input bias current (see Note 4)	V <sub>O</sub> = 1 V,	$V_{IC} = 1 V$		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
VOH	High-level output voltage	$V_{IC} = 1 V,$ $I_{OH} = -1 mA$	V <sub>ID</sub> = 100 mV,	1.75	1.9		3.2	3.9		V
VOL	Low-level output voltage	$V_{IC} = 1 V,$ $I_{OL} = 1 mA$	V <sub>ID</sub> = -100 mV,		115	150		95	150	mV
A <sub>VD</sub>	Large-signal differential voltage amplification	V <sub>IC</sub> = 1 V, See Note 6	R <sub>L</sub> = 100 kΩ,	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	$V_{IC} = V_{ICR}min$ ,	65	92		65	91		dB
<b>k</b> SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	$V_{O} = 1 V,$ R <sub>S</sub> = 50 $\Omega$	V <sub>IC</sub> = 1 V,	70	94		70	94		dB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$			-100			-130		nA
IDD	Supply current	V <sub>O</sub> = 1 V, No load	V <sub>IC</sub> = 1 V,		65	250		105	280	μΑ

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually. 6. At  $V_{DD} = 5 \text{ V}$ ,  $V_O = 0.25 \text{ V}$  to 2 V; at  $V_{DD} = 3 \text{ V}$ ,  $V_O = 0.5 \text{ V}$  to 1.5 V.




**TYPICAL CHARACTERISTICS (MEDIUM-BIAS MODE)** 


			FIGURE
VIO	Input offset voltage	Distribution	32, 33
αγιο	Input offset voltage temperature coefficient	Distribution	34, 35
VOH	High-level output voltage	vs Output current vs Supply voltage vs Temperature	36 37 38
V <sub>OL</sub>	Low-level output voltage	vs Common-mode input voltage vs Temperature vs Differential input voltage vs Low-level output current	39 40, 42 41 43
A <sub>VD</sub>	Large-signal differential voltage amplification	vs Supply voltage vs Temperature vs Frequency	44 45 56, 57
I <sub>IB</sub>	Input bias current	vs Temperature	46
IIO	Input offset current	vs Temperature	46
VIC	Common-mode input voltage	vs Supply voltage	47
IDD	Supply current	vs Supply voltage vs Temperature	48 49
SR	Slew rate	vs Supply voltage vs Temperature	50 51
	Bias select current	vs Supply current	52
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	vs Frequency	53
B <sub>1</sub>	Unity-gain bandwidth	vs Temperature vs Supply voltage	54 55
<sup>¢</sup> m	Phase margin	vs Supply voltage vs Temperature vs Load capacitance	58 59 60
Vn	Equivalent input noise voltage	vs Frequency	61
	Phase shift	vs Frequency	56, 57

#### Table of Graphs













# TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**


SLOS110A - MAY 1992 - REVISED AUGUST 1994

























Figure 57







# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## LOW-BIAS MODE

## electrical characteristics at specified free-air temperature

		TFOT		TLV2341I						
	PARAMETER	TEST CONDITIONS	T <sub>A</sub> †	V <sub>DD</sub> = 3 V			V	DD = 5 \	/	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V <sub>O</sub> = 1 V, V <sub>IC</sub> = 1 V,	25°C		0.6	8		1.1	8	mV
v10	input onset voltage	$R_S = 50 \Omega$ , $R_L = 1 M\Omega$	Full range			10			10	IIIV
αΛΙΟ	Average temperature of input offset voltage		25°C to 85°C		1			1.1		μV/°C
ha	Input offset current (see Note 4)	V <sub>O</sub> = 1 V,	25°C		0.1			0.1		pА
10	input onset current (see Note 4)	$V_{IC} = 1 V$	85°C		22	1000		24	1000	рА
IB	Input bias current (see Note 4)	V <sub>O</sub> = 1 V,	25°C		0.6			0.6		pА
'ID		V <sub>IC</sub> = 1 V	85°C		175	2000		200	2000	
				-0.2	-0.3		-0.2	-0.3		.,
	Common-mode input voltage range (see Note 5)		25°C	to 2	to 2.3		to 4	to 4.2		V
VICR				-0.2	2.0		-0.2			
			Full range	to			to			V
			l ů	1.8			3.8			
		V <sub>IC</sub> = 1 V,	25°C	1.75	1.9		3.2	3.8		
VOH	High-level output voltage	V <sub>ID</sub> = 100 mV, I <sub>OH</sub> = -1 mA	Full range	1.7			3			V
		$V_{IC} = 1 V,$	25°C		115	150		95	150	
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$ $I_{OL} = 1 \text{ mA}$	Full range			190			190	mV
•	Large-signal differential	$V_{IC} = 1 V,$ $R_L = 1 M\Omega,$	25°C	50	400		50	520		) ( / ) (
AVD	voltage amplification	$R_L = 1 M \Omega_2$ , See Note 6	Full range	50			50			V/mV
CMDD	Common mode rejection ratio	$V_{O} = 1 V,$	25°C	65	88		65	94		dD
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}$ min, $R_S = 50 \Omega$	Full range	60			60			dB
kour	Supply-voltage rejection ratio	$V_{IC} = 1 V,$	25°C	70	86		70	86		40
ksvr	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{O} = 1 V,$ $R_{S} = 50 \Omega$	Full range	65			65			dB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$	25°C		10			65		nA
	Supply ourrent	$V_{O} = 1 V,$ $V_{IC} = 1 V,$	25°C		5	17		10	17	
DD	Supply current	No load	Full range			27			27	μA

<sup>†</sup> Full range is  $-40^{\circ}$ C to  $85^{\circ}$ C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At  $V_{DD} = 5 \text{ V}$ ,  $V_{O(PP)} = 0.25 \text{ V}$  to 2 V; at  $V_{DD} = 3 \text{ V}$ ,  $V_{O} = 0.5 \text{ V}$  to 1.5 V.



# TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## LOW-BIAS MODE

## operating characteristics at specified free-air temperature, $V_{DD}$ = 3 V

	DADAMETED	TEST OG	NDITIONS	TA	Т	LV2341I		LINUT			
	PARAMETER	TEST CO	TEST CONDITIONS		MIN	TYP	MAX	UNIT			
SR	Slew rate at unity gain	V <sub>IC</sub> = 1 V, R <sub>L</sub> = 1 ΜΩ,	V <sub>I(PP)</sub> = 1 V, C <sub>L</sub> = 20 pF,	25°C		0.02					
SK	Siew rate at unity gain $R_{L} = 1.002$ , $C_{L} = 20$ pr, See Figure 92		Ο <u>Γ</u> = 20 μr,	85°C	0.02			V/μs			
v <sub>n</sub>	Equivalent input noise voltage	f = kHz, See Figure 93	R <sub>S</sub> = 20 Ω,	25°C		68		nV/√ <del>Hz</del>			
Davi	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R <sub>L</sub> = 1 MΩ,				CL = 20 pF,	25°C		2.5		kHz
ВОМ	Maximum output-swing bandwidth					See Figure 92	85°C		2		KIIZ
P.	Lipity goin bondwidth	V <sub>I</sub> = 10 mV,	CL = 20 pF,	25°C		27		kHz			
B <sub>1</sub>	Unity-gain bandwidth	R <sub>L</sub> = 1 MΩ,	See Figure 94	85°C		21		КПД			
		$V_{I} = 10 \text{ mV},$	f = B <sub>1</sub> ,	-40°C		39°					
φm	Phase margin	C <sub>L</sub> = 20 pF,	$R_L = 1 M\Omega$ ,	25°C		34°					
		See Figure 94		85°C		28°					

## operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

	PARAMETER	TEST CO	NDITIONS	т.	Т	LV2341I		UNIT		
	PARAMETER	TEST CO	NDITIONS	TA	MIN	TYP	MAX	UNIT		
	SR Slow rate at unity gain $R_L = 1 M\Omega$ ,	$V_{IC} = 1 V_{IC}$		25°C		0.03				
CD.		V <sub>I(PP)</sub> = 1 V	85°C		0.03		\//ue			
SK Siew fale at unity gain	Siew rate at unity gain	C <sub>L</sub> = 20 pF,	VI(PP) = 2.5 V	25°C		0.03		V/μs		
		See Figure 92		85°C		0.02				
v <sub>n</sub>	Equivalent input noise voltage	f =1 kHz, See Figure 93	R <sub>S</sub> = 20 Ω,	25°C		68		nV/√ <del>Hz</del>		
David	Movimum output output handwidth	$V_{O} = V_{OH},$ R <sub>L</sub> = 1 MΩ,			C <sub>1</sub> = 20 pF,	25°C		5		kHz
ВОМ	Maximum output-swing bandwidth								85°C	
D.	Line the second as the second of diffe	V <sub>I</sub> = 10 mV,	C <sub>L</sub> = 20 pF,	25°C		85				
B <sub>1</sub>	Unity-gain bandwidth	$R_L = 1 M\Omega$ ,	See Figure 94	85°C		55		kHz		
		VI = 10 mV,	f = B <sub>1</sub> ,	−40°C		38°				
φm	Phase margin	C <sub>L</sub> = 20 pF,		25°C		34°				
		See Figure 94		85°C		28°				



# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## LOW-BIAS MODE

## electrical characteristics, $T_A = 25^{\circ}C$

						TLV2	341Y			
PARAMETER		TEST CON	NDITIONS	V	V <sub>DD</sub> = 3 V		V	DD = 5 \	/	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
VIO	Input offset voltage	V <sub>O</sub> = 1 V, R <sub>S</sub> = 50 Ω,	$V_{IC} = 1 V,$ $R_L = 1 M\Omega$		0.6	8		1.1	8	mV
IIO	Input offset current (see Note 4)	V <sub>O</sub> = 1 V,	$V_{IC} = 1 V$		0.1			0.1		pА
I <sub>IB</sub>	Input bias current (see Note 4)	V <sub>O</sub> = 1 V,	V <sub>IC</sub> = 1 V		0.6			0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		V
V <sub>OH</sub>	High-level output voltage	V <sub>IC</sub> = 1 V, I <sub>OH</sub> = -1 mA	V <sub>ID</sub> = 100 mV,	1.75	1.9		3.2	3.8		V
VOL	Low-level output voltage	$V_{IC} = 1 V,$ $I_{OL} = 1 mA$	V <sub>ID</sub> = -100 mV,		115	150		95	150	mV
A <sub>VD</sub>	Large-signal differential voltage amplification	V <sub>IC</sub> = 1 V, See Note 6	R <sub>L</sub> = 1 MΩ,	50	400		50	520		V/mV
CMRR	Common-mode rejection ratio	$V_{O} = 1 V,$ R <sub>S</sub> = 50 $\Omega$	$V_{IC} = V_{ICR}min$ ,	65	88		65	94		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{ID})$	$V_{DD} = 3 V \text{ to } 5 V,$ $V_{O} = 1 V,$	$V_{IC} = 1 V,$ R <sub>S</sub> = 50 $\Omega$	70	86		70	86		dB
II(SEL)	Bias select current	$V_{I(SEL)} = 0$			10			65		nA
IDD	Supply current	V <sub>O</sub> = 1 V, No load	V <sub>IC</sub> = 1 V,		5	17		10	17	μA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At  $V_{DD}$  = 5 V,  $V_O$  = 0.25 V to 2 V; at  $V_{DD}$  = 3 V,  $V_O$  = 0.5 V to 1.5 V.




**TYPICAL CHARACTERISTICS (LOW-BIAS MODE)** 

			FIGURE
VIO	Input offset voltage	Distribution	62, 63
ανιο	Input offset voltage temperature coefficient	Distribution	64, 65
VOH	High-level output voltage	vs Output current vs Supply voltage vs Temperature	66 67 68
V <sub>OL</sub>	Low-level output voltage	vs Common-mode input voltage vs Temperature vs Differential input voltage vs Low-level output current	69 70, 72 71 73
A <sub>VD</sub>	Large-signal differential voltage amplification	vs Supply voltage vs Temperature vs Frequency	74 75 86, 87
I <sub>IB</sub>	Input bias current	vs Temperature	76
IIO	Input offset current	vs Temperature	76
VIC	Common-mode input voltage	vs Supply voltage	77
IDD	Supply current	vs Supply voltage vs Temperature	78 79
SR	Slew rate	vs Supply voltage vs Temperature	80 81
	Bias select current	vs Supply current	82
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	vs Frequency	83
B <sub>1</sub>	Unity-gain bandwidth	vs Temperature vs Supply voltage	84 85
<sup>¢</sup> m	Phase margin	vs Supply voltage vs Temperature vs Load capacitance	88 89 90
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	91
	Phase shift	vs Frequency	86, 87

#### **Table of Graphs**






## **TYPICAL CHARACTERISTICS (LOW-BIAS MODE)**




**TYPICAL CHARACTERISTICS (LOW-BIAS MODE)** 






## TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS

SLOS110A - MAY 1992 - REVISED AUGUST 1994





### TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS SLOS110A - MAY 1992 - REVISED AUGUST 1994



#### **TYPICAL CHARACTERISTICS (LOW-BIAS MODE)**




Figure 77




# TLV2341, TLV2341Y LinCMOS™ PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994





### TLV2341, TLV2341Y LinCMOS<sup>TM</sup> PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS SLOS110A – MAY 1992 – REVISED AUGUST 1994









Figure 87



### TLV2341, TLV2341Y LinCMOS<sup>TM</sup> PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS SLOS110A – MAY 1992 – REVISED AUGUST 1994







## PARAMETER MEASUREMENT INFORMATION

### single-supply versus split-supply test circuits

Because the TLV2341 is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.










PPLY


















### TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS SLOS110A - MAY 1992 - REVISED AUGUST 1994

PARAMETER MEASUREMENT INFORMATION

#### input bias current

Because of the high input impedance of the TLV2341 operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 95). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 95. Isolation Metal Around Device Inputs (P package)

#### low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

#### input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

#### full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is



### PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 92. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 96). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 96. Full-Power-Response Output Signal

#### test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

### **APPLICATION INFORMATION**

#### single-supply operation

While the TLV2341 performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to  $V_{DD}/2$ , while consuming very little power and is suitable for supply voltages of greater than 4 V.




Figure 97. Inverting Amplifier With Voltage Reference




### TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE OPERATIONAL AMPLIFIERS SLOS110A - MAY 1992 - REVISED AUGUST 1994

### **APPLICATION INFORMATION**

### single-supply operation (continued)

The TLV2341 works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 98); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, RC decoupling may be necessary in high-frequency applications.



(b) SEPARATE-BYPASSED SUPPLY RAILS (preferred)

Figure 98. Common Versus Separate Supply Rails

#### input offset voltage nulling

The TLV2341 offers external input offset null control. Nulling of the input offset voltage can be achieved by adjusting a 25-k $\Omega$  potentiometer connected between the offset null terminals with the wiper connected as shown in Figure 99. The amount of nulling range varies with the bias selection. In the high-bias mode, the nulling range allows the maximum offset voltage specified to be trimmed to zero. In low-bias and medium-bias modes, total nulling may not be possible.




Figure 99. Input Offset Voltage Null Circuit



### **APPLICATION INFORMATION**

### bias selection

Bias selection is achieved by connecting the bias-select pin to one of the three voltage levels (see Figure 100). For medium-bias applications, it is recommended that the bias-select pin be connected to the midpoint between the supply rails. This is a simple procedure in split-supply applications, since this point is ground. In single-supply applications, the medium-bias mode necessitates using a voltage divider as indicated. The use of large-value resistors in the voltage divider reduces the current drain of the divider from the supply line. However, large-value resistors used in conjunction with a large-value capacitor require significant time to charge up to the supply midpoint after the supply is switched on. A voltage other than the midpoint may be used if it is within the voltages specified in the following table.



BIAS MODE	BIAS-SELECT VOLTAGE (single supply)				
Low	V <sub>DD</sub>				
Medium	1 V to V <sub>DD</sub> –1 V				
High	GND				

### Figure 100. Bias Selection for Single-Supply Applications

#### input characteristics

The TLV2341 is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. The lower the range limit includes the negative rail, while the upper range limit is specified at  $V_{DD} - 1 V$  at  $T_A = 25^{\circ}C$  and at  $V_{DD} - 1.2 V$  at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2341 good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1  $\mu$ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2341 is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 95 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 101).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.



# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994

### APPLICATION INFORMATION

#### input characteristics (continued)




Figure 101. Guard-Ring Schemes

#### noise performance

The noise specifications in operational amplifiers circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias-current requirements of the TLV2341 results in a very low noise current. which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 kΩ, since bipolar devices exhibit greater noise currents.

#### feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 102). The value of this capacitor is optimized empirically.

#### electrostatic-discharge protection

The TLV2341 incorporates an internal electrostatic-discharge (ESD)-protection circuit that Figure 102. Compensation for Input Capacitance

prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

#### latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2341 inputs and output are designed to withstand - 100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not by



### **APPLICATION INFORMATION**

design be forward biased. Applied input and output voltage should not exceed the supply voltage by more that 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1  $\mu$ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

#### output characteristics

The output stage of the TLV2341 is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2341 possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 103). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60  $\Omega$  and 180  $\Omega$ , depending on how hard the operational amplifier input is driven. With very low values of R<sub>P</sub>, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor R<sub>P</sub> acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 103. Resistive Pullup to Increase VOH




Figure 104. Test Circuit for Output Characteristics

All operating characteristics of the TLV2341 are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figures 105, 106 and 107). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.



# TLV2341, TLV2341Y LinCMOS<sup>™</sup> PROGRAMMABLE LOW-VOLTAGE **OPERATIONAL AMPLIFIERS**

SLOS110A - MAY 1992 - REVISED AUGUST 1994

## **APPLICATION INFORMATION**

### output characteristics (continued)







Figure 105. Effect of Capacitive Loads in High-Bias Mode







(a)  $C_L = 20 \text{ pF}$ ,  $R_L = \text{NO LOAD}$ 

(b)  $C_L = 170 \text{ pF}, R_L = \text{NO LOAD}$ 

(c)  $C_L = 190 \text{ pF}$ ,  $R_L = \text{NO LOAD}$ 

Figure 106. Effect of Capacitive Loads in Medium-Bias Mode




Figure 107. Effect of Capacitive Loads in Low-Bias Mode





### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TLV2341ID	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	23411
TLV2341ID.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	23411

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TEXAS INSTRUMENTS

www.ti.com

23-May-2025

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TLV2341ID	D	SOIC	8	75	507	8	3940	4.32
TLV2341ID	D	SOIC	8	75	505.46	6.76	3810	4
TLV2341ID.A	D	SOIC	8	75	507	8	3940	4.32
TLV2341ID.A	D	SOIC	8	75	505.46	6.76	3810	4

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated