- 14-Bit Resolution for TLC3574/78, 12-Bit for TLC2574/2578
- Maximum Throughput 200-KSPS
- Multiple Analog Inputs:
 - 8 Single-Ended Channels for TLC3578/2578
 - 4 Single-Ended Channels for TLC3574/2574
- Analog Input Range: ±10 V
- Pseudodifferential Analog Inputs
- SPI/DSP-Compatible Serial Interfaces With SCLK up to 25-MHz
- Built-In Conversion Clock and 8x FIFO
- Single 5-V Analog Supply; 3-/5-V Digital Supply
- Low-Power
 - 5.8 mA in Normal Operation
 - 20 μA in Power Down
- Programmable Autochannel Sweep and Repeat
- Hardware-Controlled, Programmable Sampling Period
- Hardware Default Configuration
- INL: TLC3574/78: ±1 LSB; TLC2574/78: ±0.5 LSB
- DNL: TLC3574/78: ±0.5 LSB; TLC2574/78: ±0.5 LSB
- SINAD: TLC3574/78: 79 dB; TLC2574/78: 72 dB
- THD: TLC3574/78: -82 dB; TLC2574/78: -82 dB

description


The TLC3574, TLC3578, TLC2574, and TLC2578 are a family of high-performance, low-power, CMOS analog-to-digital converters (ADC). TLC3574/78 is a 14-bit ADC; TLC2574/78 is a 12-bit ADC. All parts operate from single 5-V analog power supply and 3-V to 5-V digital supply. The serial interface consists of four digital input [chip select (\overline{CS}), frame sync (FS), serial input-output clock (SCLK), serial data input (SDI)], and a 3-state serial data output (SDO). \overline{CS} (works as \overline{SS} , slave select), SDI, SDO and SCLK form an SPI interface. FS, SDI, SDO, and SCLK form DSP interface. The frame sync signal (FS) indicates the start of a serial data frame being transferred. When multiple converters connect to one serial port of a DSP, \overline{CS} works as the chip select to allow the host DSP to access the individual converter. \overline{CS} can be tied to ground if only one converter is used. FS must be tied to DV_{DD} if it is not used (such as in an SPI interface). When SDI is tied to DV_{DD}, the device is set in hardware default mode after power on and no software configuration is required. In the simplest case, only three wires (SDO, SCLK, and \overline{CS} or FS) are needed to interface with the host.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TLC3578, TLC2578 DW OR PW PACKAGE (TOP VIEW)







Copyright © 2000 - 2003, Texas Instruments Incorporated

SLAS262C - OCTOBER 2000 - REVISED MAY 2003


description (continued)

In addition to being a high-speed ADC with versatile control capability, these devices have an on-chip analog multiplexer (MUX) that can select any analog input or one of three self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short sampling (12 SCLKs) or long sampling (44 SCLKs) to accommodate the faster SCLK operation popular among high-performance signal processors. The TLC3574/78 and TLC2574/78 are designed to operate with low-power consumption. The power saving feature is further enhanced with autopower-down mode and programmable conversion speeds. The conversion clock (internal OSC) is built in. The converter can also use an external SCLK as the conversion clock for maximum flexibility. The TLC3574/78 and TLC2574/78 are specified with bipolar input and a full scale range of ± 10 V.

		AVAILABL	E OF HONS		
		PA	ACKAGED DEVICE	S	
TA	20-TSSOP (PW)	20-SOIC (DW)	20-PDIP (N)	24-SOIC (DW)	24-TSSOP (PW)
4000 10 0500	TLC2574IPW	TLC2574IDW	TLC2574IN	TLC2578IDW	TLC2578IPW
–40°C to 85°C	TLC3574IPW	TLC3574IDW	TLC3574IN	TLC3578IDW	TLC3578IPW

AVAILARI E OPTIONS

functional block diagram




[†] TLC3578, TLC2578

[‡]TLC3574, TLC2574

NOTE: 4-Bit counter counts the CLOCK. SCLK. The CLOCK is gated in by CS falling edge if CS initiates the conversion operation cycle, or gated in by the rising edge of FS if FS initiates the operation cycle. SCLK is disabled for serial interface when \overline{CS} is high.



equivalent input circuit



Equivalent Analog Input Circuit

	٦	FERMINAL			
		N	0.	1/0	DESCRIPTION
NA	ME	TLC3574 TLC2574	TLC3578 TLC2578	1/0	DESCRIPTION
A0 A1 A2 A3	A0 A1 A2 A3 A4 A5 A6 A7	9 10 11 12	9 10 11 12 13 14 15 16	I	Analog signal inputs. Analog input signals applied to these terminals are internally multiplexed. The driving source impedance should be less than or equal to 25 Ω for normal sampling. For larger source impedance, use the external hardware conversion start signal CSTART (the low time of CSTART controls the sampling period) or reduce the frequency of SCLK to increase the sampling time.
AGNI)	14, 18	18, 22	I	Analog ground return for the internal circuitry. Unless otherwise noted, all analog voltage measurements are with respect to AGND.
AVDD)	13, 19	17, 23	Ι	Analog supply voltage
COM	Р	17	21	Ι	Internal compensation pin. Install compensation capacitors 0.1 μF between this pin and AGND.
CS		8	8	Ι	Chip select. When \overline{CS} is high, SDO is in high-impedance state, SDI is ignored, and SCLK is disabled to clock data, but works as conversion clock source if programmed. The falling edge of \overline{CS} input resets the internal 4-bit counter, enables SDI and SCLK, and removes SDO from high-impedance state. If FS is high at \overline{CS} falling edge, \overline{CS} falling edge initiates the operation cycle. \overline{CS} works as slave select (\overline{SS}) to provide an SPI interface. If FS is low at \overline{CS} falling edge, FS rising edge initiates the operation cycle. \overline{CS} can be used as chip select to allow host to access the individual converter.
CSTA	RT	20	24	Ι	External sampling trigger signal, which initiates the sampling from a selected analog input channel when the device works in extended sampling mode (asynchronous sampling). A high-to-low transition starts the sampling of the analog input signal. A low-to-high transition puts the S/H in hold mode and starts the conversion. The low time of the CSTART signal controls the sampling period. CSTART signal must stay low long enough for proper sampling. CSTART must stay high long enough after the low-to-high transition for the conversion to finish maturely. The activation of CSTART is independent of SCLK and the level of CS and FS. However, the first CSTART cannot be issued before the rising edge of the eleventh SCLK. Tie this pin to DV _{DD} if not used.
DGNI)	6	6	Ι	Digital ground return for the internal circuitry
DVD)	7	7	Ι	Digital supply voltage

Terminal Functions



Terminal Functions (Continued)

	TERMINAL			
	N	0.	1/0	DESCRIPTION
NAME	TLC3574 TLC2574	TLC3578 TLC2578		
EOC(INT)	4	4	0	End of conversion (EOC) or interrupt to host processor (INT)
				EOC: used in conversion mode 00 only. EOC goes from high to low at the end of the sampling and remains low until the conversion is complete and data is ready.
				INT: Interrupt to the host processor. The falling edge of INT indicates data is ready for output. INT is cleared by the following $\overline{CS}\downarrow$, FS↑, or $\overline{CSTART}\downarrow$.
FS	2	2	I	Frame sync input from DSP. The rising edge of FS indicates the start of a serial data frame being transferred (coming into or being sent out of the device). If FS is low at the falling edge of \overline{CS} , the rising edge of FS initiates the operation cycle, resets the internal 4-bit counter, and enables SDI, SDO, and SCLK. Tie this pin to DV _{DD} if FS is not used to initiate the operation cycle.
REFM	16	20	Т	External low reference input. Connect REFM to AGND.
REFP	15	19	I	External positive reference input. The range of maximum input voltage is determined by the difference between the voltage applied to this terminal and to the REFM terminal. Always install decoupling capacitors (10 μ F in parallel with 0.1 μ F) between REFP and REFM.
SCLK	1	1	I	Serial clock input from the host processor to clock in the input from SDI and clock out the output via SDO. It can also be used as the conversion clock source when the external conversion clock is selected (see Table 2). When CS is low, SCLK is enabled. When CS is high, SCLK is disabled for the data transfer, but can still work as the conversion clock source.
SDI	3	3	I	Serial data input. The first 4 MSBs, ID[15:12], are decoded as one 4-bit command. All trailing bits, except for the WRITE CFR command, are filled with zeros. The WRITE CFR command requires additional 12-bit data. The MSB of input data, ID(15), is latched at the first falling edge of SCLK following FS falling edge if FS starts the operation, or latched at the falling edge of first SCLK following CS falling edge when CS initiates the operation.
				The remaining input data (if any) is shifted in on the rising edge of SCLK and latched on the falling edge of SCLK. The input via SDI is ignored after the 4-bit counter counts to 16 (clock edges) or a low-to-high transition of \overline{CS} , whichever happens first. Refer to the timing specification for the timing requirements. Tie SDI to DV _{DD} if using hardware default mode (refer to Device Initialization).
SDO	5	5	0	The 3-state serial output for the A/D conversion result. All data bits are shifted out through SDO. SDO is in the high-impedance state when CS is high. SDO is released after a CS falling edge. The output format is MSB (OD15) first.
				When FS initiates the operation, the MSB of output via SDO, OD(15), is valid before the first falling edge of SCLK following the falling edge of FS.
				When \overline{CS} initiates the operation, the MSB, OD(15), is valid before the first falling edge of SCLK following the \overline{CS} falling edge.
				The remaining data bits (if any) are shifted out on the rising edge of SCLK and are valid before the falling edge of SCLK. Refer to the timing specification for the details.
				In select/conversion operation, the first 14 bits (for TLC3574/78) or the first 12 bits (for TLC2574/78) are the results from the previous conversion (data). In a READ FIFO operation, this data is from FIFO. In both cases, the last two bits (for TLC3574/78) or the last four bits (for TLC2574/78) are don't care.
				In a WRITE operation, the output from SDO must be ignored.
				SDO goes into high-impedance state at the 16th falling edge of SCLK after the operation cycle is initiated. SDO is in high-impedance state during conversions in modes 01, 10, and 11.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, GND to AV _{DD} and DV _{DD}	-17 V to 17 V
Analog input current	
Reference input voltage	
Digital input voltage range	
Operating virtual junction temperature range, T _J	–40°C to 150°C
Operating free-air temperature range, T _A	
Storage temperature range, T _{stg}	−65°C to 150°C
Lead temperature 1,6 mm (1.16 inch) from case for 10 seconds .	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under electrical characteristics and timing characteristics is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

general electrical characteristics over recommended operating free-air temperature range, single-ended input, normal long sampling, 200 KSPS, $AV_{DD} = 5 V$, $V_{REFP} = 4 V$, $V_{REFM} = 0 V$, SCLK frequency = 25 MHz, fixed channel at CONV mode 00, analog input signal source resistance = 25 Ω (unless otherwise noted)

	PARAMETER		Т	EST CONDITIONS		MIN	TYP†	MAX	UNIT
Digital I	Input		•						
V	Llich loval disital innu	t valtaga	$DV_{DD} = 5 V$			3.8			V
VIH	High-level digital inpu	it voltage	$DV_{DD} = 3 V$			2.1			v
v	Low-level digital input	voltogo	$DV_{DD} = 5 V$					0.8	V
VIL	Low-level digital input	vollage	$DV_{DD} = 3 V$					0.6	v
Ιн	High-level digital inpu	t current	$V_I = DV_{DD}$				0.005	2.5	μΑ
ΙL	Low-level digital input	current	$V_I = DGND$			-2.5	-0.005		μΑ
	Input capacitance						20	25	pF
Digital (Output								
Vari	High-level digital outp	ut at 20 pE load	I ₀ = -0.2 mA	$DV_{DD} = 5 V$		4.2			V
VOH	nigh-level digital outp	out at 50 pr load	$DV_{DD} = 3 V$			2.4			v
				l ₀ = 0.8 mA				0.4	
VOL	Low-level digital outp	ut at 30 nE load	$DV_{DD} = 5 V$	$I_0 = 50 \mu\text{A}$				0.1	v
VOL			$DV_{DD} = 3 V$ $I_0 = 0.8 \text{ mA}$				0.4	ľ	
			$I_0 = 50 \mu\text{A}$				0.1		
IOZ	Off-state output curre		$V_{O} = DV_{DD}$	CS = DV _{DD}			0.02	1	μA
	(high-impedance stat	e)	V _O = DGND	C2 = DADD		-1	0.02		μΑ
Power \$	Supply								
AVDD	Supply voltage					4.75	5	5.5	V
DVDD	Cupply Vollage					2.7	5	5.5	V
100	Power supply cur-	AV _{DD} current AI _{CC}	Conversion clock	is int <u>ern</u> al OSC, 4.5 V, CS = DGND,			4.2	5	mA
ICC	rent	DV _{DD} current DI _{CC}		input biasing current			1.6	2.0	
ICC				its = DV _{DD} or DGND, xcluding bipolar input	SCLK OFF		20		μA
(autopw	vrdn): Autopower-dow current	n power supply	biasing current, e		SCLK ON		175	230	
Operati	ng temperature					-40		85	°C

[†] All typical values are at $T_A = 25^{\circ}C$.



general electrical characteristics over recommended operating free-air temperature range, singleended input, normal long sampling, 200 KSPS, $AV_{DD} = 5 V$, $V_{REFP} = 4 V$, $V_{REFM} = 0 V$, SCLK frequency = 25 MHz, fixed channel at CONV mode 00, analog input signal source resistance = 25 Ω (unless otherwise noted)

TLC3574/78 and TLC2574/78

	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
Resolutio	on			14			bits
Analog In	nput						
Voltage ra	ange			-10		10	V
		Selected channel at 10 V			0.8	1.6	
Selected	analog input channel bias current	Selected channel at -10 V		-1.6	-1.2		mA
Impedanc	ce				10		kΩ
Capacitan	nce				30		pF
Reference	e						
VREFP	Positive reference voltage			3.96	4	4.04	V
VREFM	Negative reference voltage			0	AGND		V
		No conversion $(AV_{DD} = 5V, \overline{CS} = DV_{D}$ SCLK=DGND)	DD, 100				MΩ
	Input impedance	Normal long sampling $(AV_{DD} = 5V, \overline{C}$ SCLK = 25 MHz, External conversion		8.3	12.5		kΩ
		No conversion ($AV_{DD} = 5 V$, SCLK = DGND, CS = DV _{DD})	5 V, /DD)			1.5	μΑ
	Reference current	Normal long sampling $(AV_{DD} = 5 \text{ V}, \overline{CS} = DGND,$ External conversion clock, SCLK = 25 MHz, VREF = 5 V)			0.4	0.6	mA
	Internal oscillation frequency	DV _{DD} = 2.7 V - 5.5 V		6.5			MHz
			TLC3574/78			2.785	
		Internal OSC, 6.5 MHz minimum	TLC2574/78			2.015	
^t (conv)	Conversion time	Conversion clock is external source,	TLC3574/78		2.895		μS
		SCLK = 25 MHz (see Note 1)	TLC2574/78		2.095		
	Acquisition time	Normal short sampling			1.2		μS
	Throughput rate (see Note 2)	Normal long sampling, fixed channel in mode 00 or 01		200			KSPS

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 1. Conversion time $t_{(CONV)}$ is $(18 \times 4 \times SCLK) + 15$ ns for TLC3574/78. Conversion time is $(13 \times 4 \times SCLK) + 15$ ns for TLC2574/78.

2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required to overcome the memory effect of the charge redistribution DAC.



AC/DC performance over recommended operating free-air temperature range, single-ended input, normal long sampling, 200 KSPS, AV_{DD} = 5 V, V_{REFP} = 4 V, V_{REFM} = 0 V, SCLK frequency = 25 MHz, fixed channel at CONV mode 00, analog input signal source resistance = 25 Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
DC Accur	acy—Normal Long Sampling		•			
EL	Integral linearity error	See Note 3	-1.5	±1	1.5	LSB
ED	Differential linearity error		-1	±0.5	1	LSB
EO	Bipolar zero error	See Note 4	-0.30	±0.08	0.36	%FS
EFS(+)	Positive full scale error	See Note 4	-0.55	±0.04	0.61	%FS
EFS(-)	Negative full scale error	See Note 4	-0.30	±0.13	0.79	%FS
	acy—Normal Short Sampling		-			
EL	Integral linearity error	See Note 3		±1		LSB
ED	Differential linearity error			±0.5		LSB
EO	Bipolar zero error	See Note 4		±0.08		%FS
EFS(+)	Positive full scale error	See Note 4		±0.04		%FS
EFS(-)	Negative full scale error	See Note 4		±0.13		%FS
	acy (see Note 3)—Normal Long Sa	mpling	-			
SINAD	Cignal to paigo ratio , distortion	f _i = 20 kHz	76	79		dB
SINAD	Signal-to-noise ratio + distortion	f _i = 100 kHz		75		uБ
THD	Total harmonic distortion	f _j = 20 kHz		-82	-77	dB
THD		f _i = 100 kHz		-78		uВ
SNR	Signal-to-noise ratio	f _i = 20 kHz	78	80		dB
ONIX		f _i = 100 kHz		78		uв
ENOB	Effective number of bits	f _i = 20 kHz	12.3	12.8		Bits
ENOD		f _i = 100 kHz		12.2		Dito
SFDR	Spurious free dynamic range	f _i = 20 kHz	78	84		dB
or bit	opanioao noo aynamio rango	f _i = 100 kHz		79		^g D
	Channel-to-channel isolation	Fixed channel in conversion mode 00, f_{i} = 35 kHz, See Notes 2 and 5		81		dB
		Full power bandwidth, -3 dB		1		MHz
	Analog input bandwidth	Full power bandwidth, -1 dB		700		kHz

TLC3574/78 DW and PW package device AC/DC performance

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required to overcome the memory effect of the charge redistribution DAC.

3. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.

4. Bipolar zero error is the difference between 100000000000 and the converted output for zero input voltage; positive full-scale error is the difference between 111111111111 and the converted output for positive full-scale input voltage (10 V); negative full-scale error is the difference between 000000000000 and the converted output for negative full-scale input voltage (-10 V).

5. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the channel of interest. The converter samples this examined channel continuously. The channel-to-channel isolation is degraded if the converter samples different channels alternately.



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

TLC3574/78 DW and PW package device AC/DC performance (continued)

	PARAMETER	TEST CONDITIONS	MIN TYP [†]	MAX	UNIT
AC Accu	racy—Normal Short Sampling	•	•		
SINAD	Cignal to pains ratio , distortion	f _i = 20 kHz	79		dB
SINAD	Signal-to-noise ratio + distortion	f _i = 100 kHz	75		uв
THD	Total harmonic distortion	f _i = 20 kHz	-82		dB
טחו		f _i = 100 kHz	-78		uБ
SNR	Cignal to pains ratio	f _i = 20 kHz	80		dB
SINK	Signal-to-noise ratio	f _i = 100 kHz	78		uБ
ENOB	Effective number of hite	f _i = 20 kHz	12.8		Dito
ENOB	Effective number of bits	f _i = 100 kHz	12.2		Bits
SFDR	Courieus free dupomie renge	f _i = 20 kHz	84		dB
SFUR	Spurious free dynamic range	f _i = 100 kHz	79		uБ
	Channel-to-channel isolation	Fixed channel in conversion mode 00, f _i = 35 kHz, See Notes 2 and 5	81		dB
		Full power bandwidth, -3 dB	1		MHz
	Analog input bandwidth	Full power bandwidth, -1 dB	700		kHz

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required to overcome the memory effect of the charge redistribution DAC.

5. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the channel of interest. The converter samples this examined channel continuously. The channel-to-channel isolation is degraded if the converter samples different channels alternately.



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

TYP[†] PARAMETER **TEST CONDITIONS** MIN MAX UNIT DC Accuracy—Normal Long Sampling E Integral linearity error See Note 3 -1.51.5 LSB ±1 1.5 LSB ED Differential linearity error -1 ±0.8 Bipolar zero error See Note 4 -0.30 ±0.08 0.36 %FS EO EFS(+) Positive full scale error See Note 4 -0.55 ±0.04 0.61 %FS Negative full scale error See Note 4 -0.30 ±0.13 0.79 %FS EFS(-) DC Accuracy—Normal Short Sampling Integral linearity error See Note 3 LSB E ±1.8 ED Differential linearity error ±0.8 LSB %FS EO Bipolar zero error See Note 4 ±0.08 Positive full-scale error See Note 4 ±0.04 %FS EFS(+) See Note 4 ±0.13 %FS Negative full-scale error EFS(-) AC Accuracy (see Note 3)—Normal Long Sampling $f_i = 20 \text{ kHz}$ 75 78 SINAD Signal-to-noise ratio + distortion dB $f_i = 100 \text{ kHz}$ 75 $f_i = 20 \text{ kHz}$ -82 -77 THD Total harmonic distortion dB -75 $f_i = 100 \text{ kHz}$ $f_i = 20 \text{ kHz}$ 78 80 SNR Signal-to-noise ratio dB $f_i = 100 \text{ kHz}$ 76 12.2 $f_i = 20 \text{ kHz}$ 12.7 ENOB Effective number of bits Bits $f_i = 100 \text{ kHz}$ 12.2 $f_i = 20 \text{ kHz}$ 78 83 SFDR Spurious free dynamic range dB 75 $f_i = 100 \text{ kHz}$ Fixed channel in conversion mode 00, $f_i = 35$ kHz, 81 dB Channel-to-channel isolation See Notes 2 and 5 Full power bandwidth. -3 dB MHz 1 Analog input bandwidth Full power bandwidth, -1 dB 700 kHz

TLC3574I N package device AC/DC performance

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required to overcome the memory effect of the charge redistribution DAC.

3. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.

4. Bipolar zero error is the difference between 100000000000 and the converted output for zero input voltage; positive full-scale error is the difference between 11111111111111 and the converted output for positive full-scale input voltage (10 V); negative full-scale error is the difference between 0000000000000 and the converted output for negative full-scale input voltage (-10 V).

5. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the channel of interest. The converter samples this examined channel continuously. The channel-to-channel isolation is degraded if the converter samples different channels alternately.



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

TLC3574I N package device AC/DC performance (continued)

	PARAMETER	TEST CONDITIONS	MIN TYP [†]	MAX	UNIT	
AC Accu	racy—Normal Short Sampling	•	•		•	
	Circulto poiso rotio i distortion	$f_i = 20 \text{ kHz}$			٩D	
SINAD	Signal-to-noise ratio + distortion	f _i = 100 kHz	70		dB	
THD	Total harmonic distortion	f _i = 20 kHz	-81		dB	
טחו	Total Harmonic distortion	f _i = 100 kHz	-74		uБ	
SNR	Signal to paigo ratio	f _i = 20 kHz	78		dB	
SINK	Signal-to-noise ratio	f _i = 100 kHz	75		αв	
ENOB	Effective number of bits	f _i = 20 kHz	12.3		Dito	
ENOB	Effective number of bits	f _i = 100 kHz	11.3		Bits	
SFDR	Courious free dupomie renge	f _i = 20 kHz	83		٩D	
SFDR	Spurious free dynamic range	f _i = 100 kHz	75		dB	
	Channel-to-channel isolation	Fixed channel in conversion mode 00, f _i = 35 kHz, See Notes 2 and 5	81		dB	
		Full power bandwidth, -3 dB	1		MHz	
	Analog input bandwidth	Full power bandwidth, -1 dB	700		kHz	

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 2. This is for a fixed channel in conversion mode 00 or 01. When switching the channels, additional multiplexer setting time is required to overcome the memory effect of the charge redistribution DAC.

5. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the channel of interest. The converter samples this examined channel continuously. The channel-to-channel isolation is degraded if the converter samples different channels alternately.



TLC2574/78 DW and PW package devices AC/DC performance

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
DC Accu	uracy	-				
EL	Integral linearity error	See Note 6	-1	±0.5	1	LSB
ED	Differential linearity error		-1	±0.5	1	LSB
EO	Bipolar zero error	See Note 7	-0.30	±0.08	0.36	%FS
EFS(+)	Positive full scale error	See Note 7	-0.55	±0.04	0.61	%FS
EFS(-)	Negative full scale error	See Note 7	-0.30	±0.13	0.79	%FS
AC Acci	ıracy	·				
		f _i = 20 kHz	70	72		i
SINAD	Signal-to-noise ratio + distortion	f _i = 100 kHz		70		dB
-	-	f _i = 20 kHz		-82 -7	-76	15
THD	Total harmonic distortion	f _i = 100 kHz		-80		dB
0.115	O : 1 ,	f _j = 20 kHz	71	72		i
SNR	Signal-to-noise ratio	f _i = 100 kHz		71		dB
		f _i = 20 kHz	11.3	11.7		
ENOB	Effective number of bits	f _i = 100 kHz		11.3		Bits
0500		f _i = 20 kHz	78	83		15
SFDR	Spurious free dynamic range	f _i = 100 kHz		80		dB
		Full power bandwidth, –3 dB		1		MHz
	Analog input bandwidth	Full power bandwidth, –1 dB		700		kHz
	Channel-to-channel Isolation	Fixed channel in conversion mode 00, $f_i = 35 \text{ kHz}$, See Note 8		81		dB

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 6. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.

7. Bipolar zero error is the difference between 10000000000 and the converted output for zero input voltage; positive full-scale error is the difference between 11111111111 and the converted output for positive full-scale input voltage (10 V); negative full-scale error is the difference between 000000000000 and the converted output for negative full-scale input voltage (-10 V).

8. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the channel of interest. The converter samples this examined channel continuously. The channel-to-channel isolation is degraded if the converter samples different channels alternately.



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

TLC2574I N package device AC/DC performance

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
DC Accu	uracy					
EL	Integral linearity error	see Note 6	-1	±0.7	1	LSB
ED	Differential linearity error		-1	±0.7	1	LSB
EO	Bipolar zero error	see Note 7	-0.30	±0.08	0.36	%FS
EFS(+)	Positive full-scale error	see Note 7	-0.55	±0.04	0.61	%FS
EFS(-)	Negative full-scale error	see Note 7	-0.30	±0.13	0.79	%FS
AC Acci	uracy					
		f _i = 20 kHz	70	72		
SINAD	Signal-to-noise + distortion	f _i = 100 kHz		70		dB
T U.5	-	f _i = 20 kHz		-82	-76	15
THD	Total harmonic distortion	f _i = 100 kHz		-75		dB
0.115		f _i = 20 kHz	70	72		15
SNR	Signal-to-noise ratio	f _i = 100 kHz		71		dB
ENIOD		f _i = 20 kHz	11.3	11.7		
ENOB	Effective number of bits	f _i = 100 kHz		11.3		Bits
0555		f _i = 20 kHz	77	83		15
SFDR	Spurious free dynamic range	f _i = 100 kHz		75		dB
		Full power bandwidth, -3 dB		1		MHz
	Analog input bandwidth	Full power bandwidth, -1 dB		700		kHz
	Channel-to-channel Isolation	Fixed channel in conversion mode 00, $f_i = 35 \text{ kHz}$, See Note 8		81		dB

[†] All typical values are at $T_A = 25^{\circ}C$.

NOTES: 6. Linear error is the maximum deviation from the best fit straight line through the A/D transfer characteristics.

7. Bipolar zero error is the difference between 10000000000 and the converted output for zero input voltage; positive full-scale error is the difference between 11111111111 and the converted output for positive full-scale input voltage (10 V); negative full-scale error is the difference between 000000000000 and the converted output for negative full-scale input voltage (-10 V).

8. It is measured by applying a full-scale of 35 kHz signal to other channels and determining how much the signal is attenuated in the channel of interest. The converter samples this examined channel continuously. The channel-to-channel isolation is degraded if the converter samples different channels alternately.



timing requirements over recommended operating free-air temperature range, AV_{DD} = 5 V, DV_{DD} = 5 V, V_{REFP} = 4 V, V_{REFM} = 0 V, SCLK frequency = 25 MHz (unless otherwise noted)

SCLK, SDI, SDO, EOC and INT


	PARAMETERS		MIN	TYP MAX	UNIT
		DV _{DD} = 2.7 V	100		
^t c(1)	Cycle time of SCLK, 25 pF load (see Note 10)	$DV_{DD} = 5 V$	40		ns
^t w(1)	Pulse width of SCLK High, at 25-pF load		40%	60%	tc(1)
		$DV_{DD} = 5 V$		(
^t r(1)	Rise time for INT and EOC, at 10-pF load	DV _{DD} = 2.7 V		1(ns
		$DV_{DD} = 5 V$		(
^t f(1)	Fall time for INT and EOC, at 10-pF load	DV _{DD} = 2.7 V		1(ns
tsu(1)	Setup time, new SDI valid (reaches 90% final level) before the falling edge of SCLK, at 25-	pF load	6		ns
^t h(1)	Hold time, old SDI hold (reaches 10% of old data level) after falling edge of SCLK, at 25-p	F load	0	-	ns
	Delay time, new SDO valid (reaches 90% of final level) after SCLK rising edge, at 10-pF	DV _{DD} = 5 V	0	1(
^t d(1)	load (see Note 11)	DV _{DD} = 2.7 V	0	23	ns
^t h(2)	Hold time, old SDO hold (reaches 10% of old data level) after SCLK rising edge, at 10-pF	load	0	-	ns
td(2)			0	(ns
^t d(3)	Delay time, delay from the falling edge of 16th SCLK to INT falling edge, at 10-pF load (see	e Notes 11 and 12)	t(conv)	^t (conv)+ ⁽	ns

NOTES: 9. The minimum pulse width of SCLK high and low is 12.5 ns.

10. Specified by design

11. For normal short sampling, $t_{d(3)}$ is the delay from the falling edge of 16th SCLK to the falling edge of \overline{INT} .

For normal long sampling, t_{d(3)} is the delay from the falling edge of 48th SCLK to the falling edge of INT. Conversion time, t_(conv), is equal to 18 × OSC +15 ns (for TLC3574 and TLC3578) or 13 × OSC + 15 ns (for TLC2574 and TLC2578) when using internal OSC as conversion clock, or $72 \times t_{C(1)}$ + 15 ns (for TLC3574 and TLC3578) or $52 \times t_{C(1)}$ + 15 ns (for TLC2574 and TLC2578) when external SCLK is conversion clock source.



[†] For normal long sampling, t_{d(2)} is the delay time of EOC low after the falling edge of 48th SCLK. [‡] For normal long sampling, $t_{d(3)}$ is the delay time of INT low after the falling edge of 48th SCLK.

The dotted line means signal may or may not exist, depending on application. It must be ignored. Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK, SDI) are inactive and are ignored.

Figure 1. Critical Timing for SCLK, SDI, SDO, EOC and INT



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

timing requirements over recommended operating free-air temperature range, $AV_{DD} = 5 V$, $DV_{DD} = 5 V$, $V_{REFP} = 4 V$, $V_{REFM} = 0 V$, SCLK frequency = 25 MHz (unless otherwise noted) (continued)


CS trigger

	PARAMETERS	MIN	TYP	MAX	UNIT	
t _{su} (2)	Setup time, $\overline{\text{CS}}$ falling edge before SCLK rising edge, at 25-pF load		12			ns
td(4) Delay time, delay time from the falling edge of 16th SCLK to CS rising edge, at 25 pF load (see Note 12)						ns
^t w(2)	t _{w(2)} Pulse width of CS high, at 25-pF load					^t c(1)
	Delay time, delay from $\overline{\text{CS}}$ falling edge to MSB of SDO valid (reaches 90%	$DV_{DD} = 5 V$	0		12	
^t d(5)	final level), at 10 pF load	DV _{DD} = 2.7 V	0		30†	ns
^t d(6)	t _{d(6)} Delay time, delay from CS rising edge to SDO 3-state, at 10-pF load				6	ns
		$DV_{DD} = 5 V$	0		6	
$t_{d(7)}$ Delay time, delay from \overline{CS} falling edge to \overline{INT} rising edge, at 10-pF load		DV _{DD} = 2.7 V	0		16†	ns

[†] Specified by design

NOTE 12: For normal short sampling, $t_{d(4)}$ is the delay time from the falling edge of 16th SCLK to \overline{CS} rising edge.

For normal long sampling, $t_{d(4)}$ is the delay time from the falling edge of 48th SCLK to \overline{CS} rising edge.



The dotted line means signal may or may not exist, depending on application. It must be ignored. Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK, SDI) are inactive and are ignored.






timing requirements over recommended operating free-air temperature range, $AV_{DD} = 5 V$, $DV_{DD} = 5 V$, $V_{REFP} = 4 V$, $V_{REFM} = 0 V$, SCLK frequency = 25 MHz (unless otherwise noted) (continued)

FS trigger

	PARAMETERS	MIN	TYP	MAX	UNIT		
^t d(8)	Delay time, delay from \overline{CS} falling edge to FS rising edge at 25-	0.5			^t c(1)		
t _{su(3)}	Setup time, FS rising edge before SCLK falling edge at 25-pF	oad	0.25×t _{c(1)}		0.5×t _{c(1)} +5	ns	
tw(3)	Pulse width of FS high, at 25-pF load	0.75×t _{c(1)}	^t c(1)	1.25×t _{C(1)}	ns		
	Delay time, delay from FS rising edge to MSB of SDO valid				26		
^t d(9)	d(9) (reaches 90% final level), at 10-pF load	DV _{DD} = 2.7 V			30†	ns	
^t d(10)	Delay time, delay from FS rising edge to next FS rising edge, a	Required sampling time + conversion time			ns		
^t d(11)	Delay time, delay from FS rising edge to INT rising edge, at	$DV_{DD} = 5 V$	0		6	ns	
	10-pF load	DV _{DD} = 2.7 V	0		16†		

[†] Specified by design



The dotted line means signal may or may not exist, depending on application. It must be ignored.
 Normal sampling mode, FS initiates the conversion, CS can be tied to low. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK, SDI) are inactive and are ignored.

Figure 3. Critical Timing for FS Trigger



timing requirements over recommended operating free-air temperature range, $AV_{DD} = 5 V$, $DV_{DD} = 5 V$, $V_{REFP} = 4 V$, $V_{REFM} = 0 V$, SCLK frequency = 25 MHz (unless otherwise noted) (continued)

CSTART trigger

	PARAMETERS	MIN	TYP MAX	UNIT
^t d(12)	Delay time, delay from CSTART rising edge to EOC falling edge, at 10-pF load	0	15 21	ns
tw(4)	Pulse width of CSTART low, at 25-pF load (see Note 13)	^t (sample_reg) ^{+0.4}		μs
^t d(13)	Delay time, delay from CSTART rising edge to CSTART falling edge, at 25-pF load (see Note 13 and 14)	t _(conv) +15		ns
^t d(14)	Delay time, delay from CSTART rising edge to INT falling edge, at 10-pF load (see Note 13 and 14)	t _(conv) +15	t _(conv) +21	ns
^t d(15)	Delay time, delay from CSTART falling edge to INT rising edge, at 10-pF load	0	6	ns

NOTES: 13. The pulse width of the CSTART must be not less than the required sampling time.

The delay from CSTART rising edge to following CSTART falling edge must be not less than the required conversion time.

The delay from CSTART rising edge to the INT falling edge is equal to the conversion time.

14. The maximum rate of SCLK is 25 MHz for normal long sampling and 10 MHz for normal short sampling.





Figure 4. Critical Timing for Extended Sampling (CSTART Trigger)




circuit description

converter

The converters include a successive-approximation ADC utilizing a charge redistribution DAC. Figure 5 shows a simplified block diagram of the ADC. The sampling capacitor acquires the signal on Ain during the sampling period. When the conversion process starts, the control logic directs the charge redistribution DAC to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When balanced, the conversion is complete and the ADC output code is generated.





analog input range and internal test voltages

TLC3578 and TLC2578 have 8 analog inputs (TLC3574 and TLC2574 have 4) and three test voltages. The inputs are selected by the analog multiplexer according to the command entered (see Table 1). The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

All converters are specified for bipolar input range of ± 10 V. The input signal is scaled to 0–4 V at the SAR ADC input via the bipolar scaling circuit (see the functional block diagram and the equivalent analog input circuit): -10 V to 0 V, 10 V to 4 V, and 0 V to 2 V.

analog input mode

Two input signal modes can be selected: single-ended input and pseudodifferential input.




Figure 6. Simplified Pseudodifferential Input Circuit


Pseudodifferential input refers to the negative input, Ain(-). Its voltage is limited in magnitude to ± 1 V. The input frequency limit of Ain(-) is the same as the positive input Ain(+). This mode is normally used for ground noise rejection or dc offset.



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

analog input mode (continued)

When pseudodifferential mode is selected, only two analog input channel pairs are available for the TLC3574 and TLC2574 and four channel pairs for the TLC3578 and TLC2578, because half the inputs are used as the negative input.



† TLC3578 and TLC2578


‡ TLC3574 and TLC2574

Figure 7. Pin Assignment of Single-Ended Input vs Pseudodifferential Input

reference voltage

The external reference is applied to the reference-input pins (REFP and REFM). REFM should connect to analog ground. REFP is 4 V. Install decoupling capacitors (10 μ F in parallel with 0.1 μ F) between REFP and REFM, and compensation capacitors (0.1 μ F) between COMP and AGND.

ideal conversion characteristics





circuit description (continued)

data format

INPUT DATA FORMAT (BINARY)					
MSB LSB					
ID[15:12]	ID[11:0]				
Command	Configuration data field or filled with zeros				

OUTPUT DATA FORMAT (READ CONVERSION/FIFO)						
TLC3574 and T	FLC3578	TLC2574 and T	LC2578			
MSB LSB		MSB	LSB			
OD[15:2]	OD[1:0]	OD[15:4]	OD[3:0]			
Conversion result	Don't Care	Conversion result	Don't Care			

14-BIT (TLC3574/78)	12-BIT (TLC2574/78)
Bipolar Input, Offset Binary: (BOB)	Bipolar Offset Binary Output: (BOB)
Negative full scale code = VFS- = 0000h, Vcode = -10 V	Negative full scale code = 000h, Vcode = -10 V
Midscale code = VBZS = 2000h, Vcode = 0 V	Midscale code = 800h, Vcode = 0 V
Positive full scale code = VFS+ = 3FFFh, Vcode = 10 V – 1 LSB	Positive full scale code = FFFh, Vcode = 10 V – 1 LSB
Bipolar Input, Binary 2s Complement: (BTC)	Bipolar Input, Binary 2s Complement: (BTC)
Negative full scale code = VFS- = 2000 h, Vcode = -10 V	Negative full scale code = 800 h, Vcode = -10 V
Midscale code = VBZS = 0000h, Vcode = 0 V	Midscale code = 000h, Vcode = 0 V
Positive full scale code = VFS+ = 1FFFh, Vocde = 10 V - 1 LSB	Positive full scale code = 7FFh, Vocde = 10 V - 1 LSB

operation description

The converter samples the selected analog input signal, then converts the sample into digital output according to the selected output format. The converter has four digital input pins (SDI, SCLK, CS, and FS) and one digital output pin (SDO) to communicate with the host device. SDI is a serial data input pin, SDO is a serial data output pin, and SCLK is a serial clock from host device. This clock is used to clock the serial data transfer. It can also be used as conversion clock source (see Table 2). CS and FS are used to start the operation. The converter has a CSTART pin for external hardware sampling and conversion trigger, and INT/EOC for interrupt purpose.

device initialization

After power on, the status of EOC/INT is initially high, and the input data register is set to all zeros. The device must be initialized before starting conversion. The initialization procedure depends on the working mode. The first conversion result must be ignored after power on.

Hardware Default Mode: Nonprogrammed mode, default. After power on, two consecutive active cycles initiated by \overline{CS} or FS put the device into hardware default mode if SDI is tied to DV_{DD} . Each of these cycles must last 16 SCLK at least. These cycles initialize the converter and load CFR register with 800h (bipolar offset binary output code, normal long sampling, internal OSC, single-ended input, one-shot conversion mode, and EOC/INT pin as INT). No additional software configuration is required.

Software Programmed Mode: Programmed. If the converter needs to be configured, The host must write A000H into converters first after power on, then performs the WRITE CFR operation to configure the device.

start of operation cycle

Each operation consists of several actions that the converter takes according to the command from the host. The operation cycle includes three periods: command period, sampling period, and conversion period. In the command period, the device decodes the command from host. In the sampling period, the device samples the selected analog signal according to the command. In the conversion period, the sample of the analog signal is converted to digital format. The operation cycle starts from the command period, which is followed by one or several sampling and conversion periods (depending on the setting), and finishes at the end of last conversion period. The operation is initiated by the falling edge of \overline{CS} or the rising edge of FS.



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

start of operation cycle (continued)

 $\overline{\text{CS}}$ initiates the operation: If FS is high at the falling edge of $\overline{\text{CS}}$, the falling edge of $\overline{\text{CS}}$ initiates the operation. When $\overline{\text{CS}}$ is high, SDO is in high-impedance state, the signals on SDI are ignored, and SCLK is disabled to clock the serial data. The falling edge of $\overline{\text{CS}}$ resets the internal 4-bit counter and enables SDO, SDI, and SCLK. The MSB of the input data via SDI, ID(15), is latched at the first falling edge of SCLK following the falling edge of $\overline{\text{CS}}$. The MSB of output data from SDO, OD(15), is valid before this SCLK falling edge. This mode works as an SPI interface when $\overline{\text{CS}}$ is used as SLAVE SELECT ($\overline{\text{SS}}$). It also can be used as normal DSP interface if $\overline{\text{CS}}$ connects to the frame sync output of the host DSP. *FS must be tied to high in this mode*.

FS initiates the operation: If FS is low at the falling edge of \overline{CS} , the rising edge of FS initiates the operation. It resets the internal 4-bit counter, and enables SDI, SDO, and SCLK. The ID(15) is latched at the first falling edge of SCLK following the falling edge of FS. OD(15) is valid before this falling edge of SCLK. This mode is used to interface the converter with a serial port of the host DSP. The FS of the device is connected to the frame sync of the host DSP. When several devices are connected to one DSP serial port, \overline{CS} is used as chip select to allow the host DSP to access each device individually. If only one converter is used, \overline{CS} can be tied to low.

After the initiation, the remaining SDI data bits (if any) are shifted in and the remaining bits of SDO (if any) are shifted out at the rising edge of SCLK. The input data are latched at the falling edge of SCLK, and the output data are valid before the falling edge of SCLK. After the 4-bit counter reaches 16, the SDO goes to high-impedance state. The output data from SDO is the previous conversion result in one shot conversion mode, or the contents in the top of FIFO when FIFO is used (refer to Figure 20).

command period

After the rising edge of FS (FS triggers the operation) or the falling edge of \overline{CS} (\overline{CS} triggers the operation), SDI, SDO, and SCLK are enabled. The first four SCLK clocks form the command period. The four MSBs of input data, ID[15:12], are shifted in and decoded. These bits represent one of the 4-bit commands from the host, which defines the required operation (see Table 1). The four MSB of output, OD[15:12], are also shifted out via SDO during this period.

The commands are SELECT/CONVERSION, WRITE CFR, FIFO READ, and HARDWARE DEFAULT. The SELECT/CONVERSION command includes SELECT ANALOG INPUT and SELECT TEST commands. All cause a select/conversion operation. They select the analog signal being converted, and start the sampling/conversion process after the selection. WRITE CFR causes the configuration operation, which writes the device configuration information into CFR register. FIFO READ reads the contents in FIFO. Hardware default mode sets the device into the hardware default mode.

After the command period, the remaining 12 bits of SDI are written into the CFR register to configure the device if the command is *WRITE CFR*. Otherwise, these bits are ignored. The configuration is retained in the autopower-down state. If the SCLK stops (while \overline{CS} remains low) after the first eight bits are entered, the next eight bits can be entered after the SCLK resumes. The data on SDI are ignored after the 4-bit counter counts to 16 (falling edge of SCLK) or the low-to-high transition of \overline{CS} , whichever happens first.

The remaining 12 bits of output data are shifted out from SDO if the command is SELECT/CONVERSION or *FIFO READ*. Otherwise, the data on SDO must be ignored. In any case, the SDO goes into high-impedance state after the 4-bit counter counts to 16 (falling edge of SCLK) or the low-to-high transition of \overline{CS} , whichever happens first.



command period (continued)

Table 1. Command Set (CMR)

SDI Bit D	[15:12]					
BINARY	HEX	TLC3578 / 2578 COMMAND	TLC3574 / 2574 COMMAND			
0000b	0h	SELECT analog input channel 0	SELECT analog input channel 0			
0001b	1h	SELECT analog input channel 1	SELECT analog input channel 1			
0010b	2h	SELECT analog input channel 2	SELECT analog input channel 2			
0011b	3h	SELECT analog input channel 3	SELECT analog input channel 3			
0100b	4h	SELECT analog input channel 4	SELECT analog input channel 0			
0101b	5h	SELECT analog input channel 5	SELECT analog input channel 1			
0110b	6h	SELECT analog input channel 6	SELECT analog input channel 2			
0111b	7h	SELECT analog input channel 7	SELECT analog input channel 3			
1000b	8h	Reserved				
1001b	9h	Reserved				
1010b	Ah	WRITE CFR, the last 12 bits of SDI are written in	to CFR. This command resets FIFO.			
1011b	Bh	SELECT TEST, voltage = (REFP+REFM)/2 (see Note 15)				
1100b	Ch	SELECT TEST, voltage = REFM (see Note 16)				
1101b	Dh	SELECT TEST, voltage = REFP (see Note 17)				
1110b	Eh	FIFO READ, FIFO contents is shown on SDO; (see Note 18)				
1111b	Fh	HARDWARE DEFAULT mode, CFR is loaded wit	h 800h			

NOTES: 15. The output code = mid-scale code + bipolar zero error

16. The output code = negative full-scale code + negative full-scale error

17. The output code = positive full-scale code + positive full-scale error

18. The TLC3574 and TLC3578, OD [15:2] is conversion result, OD [1:0] don't care

The TLC2574 and TLC2578, OD [15:4] is conversion result, OD [3:0] don't care



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

detailed description (continued)

Table 2. Configuration Register (CFR) Bit Definition

SDI BIT	DEFINITION						
D11	Always 1. Otherwise the performance is degraded.						
D10	Conversion output code format select:0: BOB (bipolar offset binary);1: BTC (binary 2s complement)						
D9	Sample period select for normal sampling. Don't care in extended sampling.						
	0: Long sampling (4x) 44 SCLKs; 1: Short sampling 12 SCLKs						
D8	Conversion clock source select:0: Conversion clock = Internal OSC;1: Conversion clock = SCLK/4						
D7	Input mo 0: Single	de select: -ended;		1: Pseudodifferen	tial. Pin configu	ration shown belo	w.
	F	Pin Configuration	n of TLC3578 a	and TLC2578	Pi	n Configuration of	of TLC3574 and TLC2574
	Pin No.	Single-ended	Pseudodiffere	ential polarity	Pin No.	Single-ended	Pseudodifferential polarity
	9 10	A0 A1	Plus Minus	Pair A	9 10	A0 A1	PLUS Pair A MINUS
	11 12	A2 A3	Plus Minus	Pair B	11 12	A2 A3	PLUS Pair B MINUS
	13 14	A4 A5	Plus Minus	Pair C			
	15 16	A6 A7	Plus Minus	Pair D			
D[6:5]	00: One 01: Repe 10: Swee						
D[4:3]	Sweep a	uto sequence sel	ect (Note: The	se bits only take effe	ect in conversio	n mode 10 and 11	.)
		TLC357	8 and TLC257	8		TLC3574	and TLC2574
	Single-er	nded (by ch)	Pseudodiff	erential (by pair)	Single-ended	(by ch)	Pseudodifferential (by pair)
	01: 0–2– 10: 0–0–	2-3-4-5-6-7 4-6-0-2-4-6 2-2-4-4-6-6 0-2-0-2-0-2	10: A–A–B	'A -D-A-B-C-D -B-C-C-D-D -B-A-B-A-B	00: 0-1-2-3- 01: 0-2-0-2- 10: 0-0-1-1- 11: 0-0-0-0-	-0–2–0–2 -2–2–3–3	00: N/A 01: A–B–A–B–A–B–A–B 10: N/A 11: A–A–A–A–B–B–B–B
D2	EOC/INT pin function select 0: Pin used as INT 1: Pin used as EOC (for mode 00 only)						
D[1:0]	FIFO trigger level (sweep sequence length). Don't care in one shot mode. 00: Full (<u>INT</u> generated after FIFO Level 7 filled) 01: 3/4 (<u>INT</u> generated after FIFO Level 5 filled) 10: 1/2 (<u>INT</u> generated after FIFO Level 3 filled) 11: 1/4 (INT generated after FIFO Level 1 filled)						

sampling period

The sampling period follows the command period. The selected signal is sampled during this time. The device has three different sampling modes: normal short mode, normal long mode, and extended mode.

Normal Short Sampling Mode: Sampling time is controlled by the SCLK and lasts 12 SCLK periods. At the end of sampling, the converter automatically starts the conversion period. After the configuration, the normal sampling starts automatically after the falling edge of fourth SCLK that follows the falling edge of \overline{CS} if \overline{CS} triggers the operation, or follows the rising edge of FS if FS initiates the operation, except the FIFO READ and WRITE CFR commands.



sampling period (continued)

Normal Long Sampling Mode: It is the same as normal short sampling, except that it lasts 44 SCLKs periods to complete the sampling.

Extended Sampling Mode: The external signal, CSTART, triggers sampling and conversion. SCLK is not used for sampling. SCLK is also not needed for conversion if the internal conversion clock is selected. The falling edge of CSTART begins the sampling of the selected analog input. The sampling continues while CSTART is low. The rising edge of CSTART ends the sampling, and starts the conversion (with about 15 ns internal delay). The occurrence of CSTART is independent of SCLK clock, CS, and FS. However, the first CSTART cannot occur before the rising edge of the 11th SCLK. In other words, the falling edge of first CSTART can happen at or after the rising edge of 11th SCLK, but not before. The device enters the extended sampling mode at the falling edge of CSTART and exits this mode once CSTART goes to high followed by two consecutive falling edges of CS or two consecutive rising edges of FS (such as one read data operations followed by WRITE CFR). The first CS or FS does not cause conversion. Extended mode is used when a fast SCLK is not suitable for sampling, or when extended sampling period is needed to accommodate different input signal source impedance.

conversion period

The conversion period is the third portion of the operation cycle. It begins after the falling edge of 16th SCLK for the normal short sampling mode, or after the falling edge of 48th SCLK for the normal long sampling, or on the rising edge of CSTART (with 15 ns internal delay) for the extended sampling mode.

The conversion takes 18 conversion clocks plus 15 ns for TLC3574/78, 13 conversion clocks plus 15 ns for the TLC2574/78. The conversion clock source can be an internal oscillator, OSC, or an external clock, SCLK. The conversion clock is equal to the internal OSC if the internal clock is used, or equal to four SCLKs when the external clock is programmed. To avoid the premature termination of conversion, enough time for the conversion must be allowed between consecutive triggers. EOC goes to low at the beginning of the conversion period and goes to high at the end of the conversion period. INT goes to low at the end of this period, too.

conversion mode

Four different conversion modes (mode 00, 01, 10, 11) are available. The operation of each mode is slightly different, depending on how the converter samples and what host interface is used. Do not mix different types of triggers throughout the repeat or sweep operations.

ONE SHOT Mode (Mode 00): Each operation cycle performs one sampling and one conversion for the selected channel. FIFO is not used. When EOC is selected, it is generated while the conversion period is in progress. Otherwise, INT is generated after the conversion is done. The result is output through the SDO pin during the next select/conversion operation.

REPEAT Mode (Mode 01): Each operation cycle performs multiple samplings and conversions for a fixed channel selected according to the 4-bit command. The results are stored in the FIFO. The number of samples to be taken equals the FIFO threshold programmed via D[1:0] in CFR register. Once the threshold is reached, INT is generated, and the operation ends. If the FIFO is not read after the conversions, the data is replaced in the next operation. The operation of this mode starts with the WRITE CFR commands to set conversion mode 01, then the SELECT/CONVERSION commands, followed by a number of samplings and conversions of the fixed channel (triggered by \overline{CS} , FS, or \overline{CSTART}) until the FIFO threshold is hit. If \overline{CS} or FS triggers the sampling, the data on SDI must be any one of the SELECT CHANNEL commands. However, this data is a dummy code for setting the converter in conversion state. It does not change the existing channel selection set at the start of the operation until the FIFO is full. After the operation finishes, the host can read the FIFO, then reselect the channel and start the next REPEAT operation again; or immediately reselect the channel and start next REPEAT operation (by issuing CS or FS or CSTART); or reconfigure the converter then start new operation according to the new setting. If CSTART triggers the sampling, host can also immediately start the next REPEAT operation (on the current channel) after the FIFO is full. Besides, if FS initiates the operation and CSTART triggers the samplings and conversions, CS must not toggle during the conversion. This mode allows the host to set up the converter, continue monitoring a fixed input, and to get a set of samples as needed.




conversion mode (continued)

SWEEP Mode (Mode 10): During each operation, all of the channels listed in the SWEEP SEQUENCE (D[4:3] of CFR register) are sampled and converted one time according to the programmed sequence. The results are stored in the FIFO. When the FIFO threshold is reached, an interrupt (INT) is generated, and the operation ends. If the FIFO threshold is reached before all of the listed channels are visited, the remaining channels are ignored. This allows the host to change the sweep sequence length. The mode 10 operation starts with the WRITE CFR command to set the sweep sequence. The following triggers (CS, FS, or CSTART, depending on the interface) start the samplings and conversions of the listed channels in sequence until the FIFO threshold is hit. If CS or FS starts the sampling, the SDI data must be any one of the SELECT commands to set the converter in conversion state. However, this command is a dummy code. It does not change the existing conversion sequence. After the FIFO is full, the converter waits for FIFO READ. It does nothing before the FIFO READ or WRITE CFR command is issued. The host must read the FIFO completely or WRITE CFR. If CSTART triggers the samplings, the host must issue an extra SELECT/CONVERSION command (select any channel) via CS or FS after the FIFO READ or WRITE CFR. This extra period is named the arm period and is used to set the converter into conversion state, but does not affect the existing conversion sequence. If FS initiates the operation and CSTART triggers the samplings and conversions, CS must not toggle during the conversion.

REPEAT SWEEP Mode (Mode 11): This mode works in the same way as mode 10, except that it is not necessary to read the FIFO before the next operation after the FIFO threshold is hit. The next sweep can repeat immediately, but the contents in the FIFO are replaced by the new results. The host can read the FIFO completely, then issue next SWEEP; or repeat the SWEEP immediately (with the existing sweep sequence) by issuing sampling/conversion triggers (\overline{CS} , FS or CSTART); or change the device setting with the WRITE CFR command.

The memory effect of charge redistribution DAC exists when the mux switches from one channel to another. This degrades the channel-to-channel isolation if the channel changes after each conversion. For example, in mode 10 and 11, the isolation is about 70 dB for the sweep sequence 0-1-2-3-4. The memory effect can be reduced by increasing the sampling time or using sweep sequence 0-0-2-2-4-4-6-6 and ignoring the first sample of each channel.





[†]Non JEDEC terms used.

[‡] 18 internal OSC or 72 SCLK for TLC3574 and TLC3578,

13 internal OSC or 52 SCLK for TLC2574 and TLC2578.

§ For TLC3574 and TLC3578, 14-bits are result of previous conversion, last two bits are don't care. For TLC2574 and TLC2578, 12-bits are result of previous conversion, last four bits are don't care.



operation cycle timing (continued)

After the operation finished, the host has several choices. Table 3 summarizes of operation options.

	CONVERSION IS INITIATED BY							
MODE	cs	FS	CSTART					
00	 Issue new Select/Read operation to read data and start new conversion. Reconfigure the device. 	 Issue new Select/Read operation to read data and start new conversion. Reconfigure the device. 	 Issue new CSTART to start next conversion; old data lost. Issue new Select/Read operation to read data—Issue new CSTART to start new conversion. Reconfigure the device. 					
01	 Read FIFO—Select Channel—Start	 Read FIFO—Select Channel—Start	 Read FIFO—Select channel—Start					
	new conversion. Channel must be	new conversion. Channel must be	new conversion. Channel must be					
	selected after FIFO READ. Select Channel—Start new	selected after FIFO READ. Select Channel—Start new	selected after FIFO READ. Start new conversion (old data lost)					
	conversion (old data lost) Configure device again.	conversion (old data lost) Configure device again.	with existing setting. Configure device again.					
10	 Read FIFO—Start new conversion	 Read FIFO—Start new conversion	 Read FIFO—Arm Period—Start new					
	with existing setting. Configure device—New conversion	with existing setting. Configure device—New conversion	conversion with existing setting Configure device—Arm Period—New					
	(old data lost)	(old data lost)	conversion (old data lost)					
11	 Read FIFO—Start new conversion	 Read FIFO—Start new conversion	 Read FIFO—Arm Period—Start new					
	with existing setting. Start new conversion with the existing	with existing setting Start new conversion with the existing	Conversion with existing setting Start new conversion with existing					
	setting. Configure device—Start new	setting. Configure Device—Start new	setting. (old data lost) Configure device—Arm Period—New					
	conversion with new setting.	conversion with new setting.	conversion with new setting.					

Table 3. Operation Options

operation timing diagrams

The nonconversion operation includes FIFO READ and WRITE CFR. Both do not perform a conversion. The conversion operation performs one of four types of conversion: mode 00, 01, 10 and 11

write cycle (WRITE CFR Command): Write cycle does not generate EOC or INT, nor does it carry out any conversion.





Figure 8. Write Cycle, FS Initiates Operation




operation timing diagrams (continued)




- - The dotted lines means signal may or may not exist.
 Don't Care

Figure 9. Write Cycle, \overline{CS} Initiates Operation, FS = 1

FIFO READ Operation: When the FIFO is used, the first command after INT is generated is assumed to be the FIFO READ. The first FIFO content is output immediately before the command is decoded. If this command is not *FIFO READ*, the output is terminated. Using more layers of FIFO reduces the time taken to read multiple conversion results, because the read cycle does not generate an EOC or INT, nor does it make a data conversion. Once the FIFO is read, the entire contents in FIFO must be read out. Otherwise, the remaining data is lost.




OD[15:2] (for TLC3574/78) or OD[15:4](for TLC2574/78) is the FIFO content.






SLAS262C - OCTOBER 2000 - REVISED MAY 2003

conversion operation












SLAS262C - OCTOBER 2000 - REVISED MAY 2003


conversion operation (continued)







conversion operation (continued)





conversion clock and conversion speed

The conversion clock source can be the internal OSC, or the external clock, SCLK. The conversion clock is equal to the internal OSC if the internal clock is used, or equal to SCLK/4 when the external clock is selected. It takes 18 conversion clocks plus 15 ns to finish the conversion for TLC3574 and TLC3578, and 13 conversion clocks plus 15 ns for the TLC2574 and TLC2578. If the external clock is selected, the conversion time (not including sampling time) is $18X(4/f_{SCLK})+15$ ns for TLC3574 and TLC3578 and $13X(4/f_{SCLK})+15$ ns for TLC3574 and TLC2578. Table 4 shows the maximum conversion rate (including sampling time) when the analog input source resistor is 25 Ω .

DEVICE	SAMPLING MODE	CONVERSION CLK	MAX SCLK (MHz)	CONVERSION TIME (μs)	RATE (KSPS)
	SHORT (16 SCLK)	External SCLK/4	10	8.815	113.4
TLC3574/78	LONG (48 SCLK)	External SCLK/4	25	4.815	207.7
(Rs = 25 Ω)	SHORT (16 SCLK)	Internal 6.5 MHz	10	4.384	228.0
	LONG (48 SCLK)	Internal 6.5 MHz	25	4.705	212.5
	SHORT (16 SCLK)	Exernal SCLK/4	10	6.815	146.7
TLC2574/78	LONG (48 SCLK)	External SCLK/4	25	4.015	249.1
(Rs = 25 Ω)	SHORT (16 SCLK)	Internal 6.5 MHz	10	3.615	276.6
	LONG (48 SCLK)	Internal 6.5 MHz	25	3.935	254.1

Table 4. Maximum Co	nversion Rate
---------------------	---------------



SLAS262C - OCTOBER 2000 - REVISED MAY 2003

FIFO operation




Figure 20. FIFO Structure


FIFO operation (continued)

The device has an 8-level FIFO that can be programmed for different thresholds. An interrupt is sent to the host after the preprogrammed threshold is reached. The FIFO is used to store conversion results in mode 01, 10, and 11, from either a fixed channel or a series of channels according to the preprogrammed sweep sequence. For example, an application may require eight measurements from channel 3. In this case, if the threshold is set to full, the FIFO is filled with 8 data conversions sequentially taken from channel 3. Another application may require data from channel 0, 2, 4, and 6 in that order. The threshold is set to 1/2 full and sweep sequence is selected as 0-2-4-6-0-2-4-6. An interrupt is sent to the host as soon as all four data conversions are in the FIFO. FIFO is reset after power on and WRITE CFR operation. The contents of the FIFO are retained during autopower down.


Autopower-Down Mode: The device enters the autopower-down state at the end of conversion. The power current is about 20 µA if SCLK stops, and 120 µA maximum if SCLK is running. Active CS, FS, or CSTART resumes the device from power-down state. The bipolar input current is not turned off when device is in power-down mode.

The configuration register is not affected by the power-down mode but the SWEEP operation sequence must be started over again. All FIFO contents are retained in power-down mode.



























TLC3574, TLC3578, TLC2574, TLC2578 5-V ANALOG, 3-/5-V DIGITAL, 14-/12-BIT, 200-KSPS, 4-/8-CHANNEL SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH ±10-V INPUTS SLAS262C - OCTOBER 2000 - REVISED MAY 2003

APPLICATION INFORMATION

interface with host

Figure 32 shows the examples of the interface between a single converter and host DSP (TMS320C54x[™] DSP) or microprocessor. The C54x is set as FWID=1 (active pulse width=1CLK); (R/X) DATDLY=1 (1 bit data delay); CLK(X/R)P=0 (transmit data are clocked out at rising edge of CLK, receive data are sampled on falling edge of CLK); and FS(X/R)P=1 (FS is active high). If multiple converters connect to the same C54x, use CS as chip select.

The host microprocessor is set as the SPI master, CPOL=0 (active high clock), and CPHA=1 (transmit data is clock out at rising edge of CLK, receive data are sampled at falling edge of CLK). 16 bits (or more) per transfer is required.



Single Converter Connects to DSP

Converter Connects to Microprocessor

Figure 32. Typical Interface to Host DSP and Microprocessor

sampling time analysis

Figure 33 shows the equivalent circuit to evaluate the required sampling time. Req is the Thevenin equivalent resistor (Req = 3.5 K). The C_(sampling) is sampling capacitor (30 pF maximum).

To get 1/4 LSB accuracy, the sampling capacitor, Csampling, has to be charged to

$$V_C = V_S \pm$$
 voltage of 1/4 LSB = $V_S \pm (V_S/65532)$ for 14 bit converter (TLC3574 and TLC3578)
= $V_S \pm (V_S/16384)$ for 12 bit converter (TLC2574 and TLC2578)

During the sampling time t(sampling), C(sampling) is charge to

$$V_{C} = V_{S} \left[1 - exp \left(\frac{-t_{(sampling)}}{Req \times C_{(sampling)}} \right) \right]$$

Therefore, the required sampling time is

 $t_{(sampling)} = \text{Req} \times \text{C}_{(sampling)} \times \text{In (65532) for 14-bit (TLC3574 and TLC3578)} \\ t_{(sampling)} = \text{Req} \times \text{C}_{(sampling)} \times \text{In (16384) for 12-bit (TLC2574 and TLC2578)}.$

TMS320C54x is a trademark of Texas Instruments.



TLC3574, TLC3578, TLC2574, TLC2578 5-V ANALOG, 3-/5-V DIGITAL, 14-/12-BIT, 200-KSPS, 4-/8-CHANNEL SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH ±10-V INPUTS

SLAS262C - OCTOBER 2000 - REVISED MAY 2003

APPLICATION INFORMATION




Figure 33. Equivalent Input Circuit Including the Driving Source





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	•		Part marking (6)
	(1)	(=)			(-)	(4)	(5)		(-)
TLC2574IDW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC2574I
TLC2574IDW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC2574I
TLC2574IPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y2574
TLC2574IPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y2574
TLC2578IDW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC2578I
TLC2578IDW.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC2578I
TLC2578IPW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y2578
TLC2578IPW.A	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y2578
TLC2578IPWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y2578
TLC2578IPWR.A	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y2578
TLC3574IDW	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3574I
TLC3574IDW.A	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3574I
TLC3574IDWG4	Active	Production	SOIC (DW) 20	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3574I
TLC3574IDWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3574I
TLC3574IDWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3574I
TLC3574IPW	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y3574
TLC3574IPW.A	Active	Production	TSSOP (PW) 20	70 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y3574
TLC3578IDW	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3578I
TLC3578IDW.A	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3578I
TLC3578IDWG4	Active	Production	SOIC (DW) 24	25 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3578I
TLC3578IDWR	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3578I
TLC3578IDWR.A	Active	Production	SOIC (DW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC3578I
TLC3578IPW	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y3578
TLC3578IPW.A	Active	Production	TSSOP (PW) 24	60 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y3578
TLC3578IPWR	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y3578
TLC3578IPWR.A	Active	Production	TSSOP (PW) 24	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y3578

⁽¹⁾ **Status:** For more details on status, see our product life cycle.



PACKAGE OPTION ADDENDUM

23-May-2025

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

*All dimensions are nominal

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC2578IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TLC3574IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLC3578IDWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
TLC3578IPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC2578IPWR	TSSOP	PW	24	2000	350.0	350.0	43.0
TLC3574IDWR	SOIC	DW	20	2000	350.0	350.0	43.0
TLC3578IDWR	SOIC	DW	24	2000	350.0	350.0	43.0
TLC3578IPWR	TSSOP	PW	24	2000	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TLC2574IDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLC2574IDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLC2574IPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLC2574IPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5
TLC2578IDW	DW	SOIC	24	25	506.98	12.7	4826	6.6
TLC2578IDW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6
TLC2578IPW	PW	TSSOP	24	60	530	10.2	3600	3.5
TLC2578IPW.A	PW	TSSOP	24	60	530	10.2	3600	3.5
TLC3574IDW	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLC3574IDW.A	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLC3574IDWG4	DW	SOIC	20	25	506.98	12.7	4826	6.6
TLC3574IPW	PW	TSSOP	20	70	530	10.2	3600	3.5
TLC3574IPW.A	PW	TSSOP	20	70	530	10.2	3600	3.5
TLC3578IDW	DW	SOIC	24	25	506.98	12.7	4826	6.6
TLC3578IDW.A	DW	SOIC	24	25	506.98	12.7	4826	6.6
TLC3578IDWG4	DW	SOIC	24	25	506.98	12.7	4826	6.6
TLC3578IPW	PW	TSSOP	24	60	530	10.2	3600	3.5
TLC3578IPW.A	PW	TSSOP	24	60	530	10.2	3600	3.5

DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated