
SGLS125A-JULY 2002-REVISED NOVEMBER 2006

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 125°C (TLC2543Q) and -55°C to 125°C (TLC2543M)
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree (1)
- 12-Bit-Resolution Analog-to-Digital Converter (ADC)
- 10-μs Conversion Time Over Operating Temperature
- 11 Analog Input Channels
- Three Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Linearity Error . . . ±1 LSB Max
- On-Chip System Clock
- End-of-Conversion (EOC) Output
- Unipolar or Bipolar Output Operation (Signed Binary With Respect to 1/2 the Applied Voltage Reference)
- Programmable Most Significant Bit (MSB) or Least Significant Bit (LSB) First
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Programmable Power Down
- Programmable Output Data Length
- CMOS Technology
- Application Report Available (2)



(2) Microcontroller Based Data Acquisition Using the TLC2543 12-bit Serial-Out ADC (SLAA012)

# **DESCRIPTION/ORDERING INFORMATION**

The TLC2543 is a 12-bit, switched-capacitor, successive-approximation, analog-to-digital converter (ADC). This device, with three control inputs [chip select ( $\overline{CS}$ ), input-output clock (I/O CLOCK), and address input (DATA INPUT)], is designed for communication with the serial port of a host processor or peripheral through a serial 3-state output. The device allows high-speed data transfers from the host.

In addition to the high-speed converter and versatile control capability, the device has an on-chip 14-channel multiplexer that can select any 1 of 11 inputs or any 1 of 3 internal self-test voltages. The sample-and-hold function is automatic. At the end of conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the device features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SGLS125A-JULY 2002-REVISED NOVEMBER 2006




#### ORDERING INFORMATION

T <sub>A</sub>	PACKA	(GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	SOP – DW	Tape and reel	TLC2543QDWREP	TLC2543QEP	
-55°C to 125°C	SSOP - DB	Tape and Reel	TLC2543MDBREP	TLC2543MEP	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

### **FUNCTIONAL BLOCK DIAGRAM**





SGLS125A-JULY 2002-REVISED NOVEMBER 2006

# **TERMINAL FUNCTIONS**

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
AIN0 AIN1 AIN2 AIN3 AIN4 AIN5 AIN6 AIN7 AIN8 AIN9 AIN10	1 2 3 4 5 6 7 8 9 11	I	Analog input. These 11 analog-signal inputs are internally multiplexed. The driving source impedance should be less than or equal to 50 $\Omega$ for 4.1-MHz I/O CLOCK operation, and be capable of slewing the analog input voltage into a capacitance of 60 pF.			
CS	15	I	Chip select. A high-to-low transition on $\overline{CS}$ resets the internal counters and controls and enables DATA OUT, DATA INPUT, and I/O CLOCK. A low-to-high transition disables DATA INPUT and I/O CLOCK within a setup time.			
DATA INPUT	17	ı	Serial-data input. A 4-bit serial address selects the desired analog input or test voltage to be converted next. The serial data is presented with the most significant bit (MSB) first and is shifted in on the first four rising edges of I/O CLOCK. After the four address bits are read into the address register, I/O CLOCK clocks the remaining bits in order.			
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. DATA OUT is in the high-impedance state when $\overline{CS}$ is high and active when $\overline{CS}$ is low. With a valid $\overline{CS}$ , DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the most significant bit/least significant bit (MSB/LSB) value of the previous conversion result. The next falling edge of I/O CLOCK drives DATA OUT to the logic level corresponding to the next MSB/LSB, and the remaining bits are shifted out in order.			
EOC	19	0	End of conversion. EOC goes from a high to a low logic level after the falling edge of the last I/O CLOCK and remains low until the conversion is complete and the data is ready for transfer.			
GND	10		Ground. GND is the ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.			
I/O CLOCK	18	ı	Input/output clock. I/O CLOCK receives the serial input and performs the following four functions:  • It clocks the eight input data bits into the input data register on the first eight rising edges of I/O CLOCK with the multiplexer address available after the fourth rising edge.  • On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplexer input begins charging the capacitor array and continues to do so until the last falling edge of the I/O CLOCK.  • It shifts the 11 remaining bits of the previous conversion data out on DATA OUT. Data changes on the falling edge of I/O CLOCK.  • It transfers control of the conversion to the internal state controller on the falling edge of the last I/O CLOCK.			
REF+	14	1	Positive reference voltage. The upper reference voltage value (nominally $V_{CC}$ ) is applied to REF+. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF- terminal.			
REF-	13	I	Negative reference voltage. The lower reference voltage value (nominally ground) is applied to REF			
V <sub>CC</sub>	20		Positive supply voltage			

SGLS125A-JULY 2002-REVISED NOVEMBER 2006



# **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range <sup>(2)</sup>		-0.5	6.5	V
VI	Input voltage range (any input)		-0.3	V <sub>CC</sub> + 0.3	V
Vo	V <sub>O</sub> Output voltage range				٧
V <sub>ref+</sub>	V <sub>ref+</sub> Positive reference voltage				<b>V</b>
$V_{ref-}$	V <sub>ref-</sub> Negative reference voltage				V
$I_{\parallel}$	Peak input current (any input)			±20	mA
I	Peak total input current (all inputs)			±30	mA
т	Operating free cir temperature range	TLC2543Q	-40	125	°C
T <sub>A</sub>	Operating free-air temperature range TLC2543M		-55	125	
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature range				°C
	Lead temperature 1,6 mm (1/16 in) from the case for 10 s			260	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

			MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	V	
V <sub>ref+</sub>	Positive reference voltage <sup>(1)</sup>			V <sub>CC</sub>		V	
V <sub>ref-</sub>	Negative reference voltage <sup>(1)</sup>			0		V	
$V_{ref+} - V_{ref-}$	Differential reference voltage <sup>(1)</sup>		2.5	V <sub>CC</sub>	V <sub>CC</sub> + 0.1	V	
	Analog input voltage <sup>(1)</sup>		0		V <sub>CC</sub>	V	
V <sub>IH</sub>	High-level control input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2			V	
$V_{IL}$	Low-level control input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0.8	V	
	Clock frequency at I/O CLOCK				4.1	MHz	
t <sub>su(A)</sub>	Setup time, address bits at DATA INPUT before I/O CLOCK↑ (see Figure 4)		100			ns	
t <sub>h(A)</sub>	Hold time, address bits after I/O CLOCK↑ (see Fig	ure 4)	0			ns	
t <sub>h(CS)</sub>	Hold time, CS low after last I/O CLOCK↓ (see Figu	re 5)	0			ns	
t <sub>su(CS)</sub>	Setup time, CS low before clocking in first address	bit <sup>(2)</sup> (see Figure 5)	1.425			μs	
t <sub>wH(I/O)</sub>	Pulse duration, I/O CLOCK high		120			ns	
t <sub>wL(I/O)</sub>	Pulse duration, I/O CLOCK low		120			ns	
t <sub>t(I/O)</sub>	Transition time, I/O CLOCK high to low(3) (see Figure 6)				1	μs	
t <sub>t(CS)</sub>	Transition time, DATA INPUT and CS				10	μs	
<b>T</b>	Operating free cir temperature	TLC2543Q	-40		125	۰٫۰	
$T_A$	Operating free-air temperature	TLC2543M	-55		125	°C	

<sup>(1)</sup> Analog input voltages greater than that applied to REF+ convert as all ones (11111111111), while input voltages less than that applied to REF- convert as all zeros (00000000000).

<sup>(2)</sup> All voltage values are with respect to the GND terminal with REF- and GND wired together (unless otherwise noted).

<sup>(2)</sup> To minimize errors caused by noise at the CŚ input, the internal circuitry waits for a setup time after CŚ before responding to control input signals. No attempt should be made to clock in an address until the minimum CS setup time has elapsed.

<sup>(3)</sup> This is the time required for the clock input signal to fall from V<sub>IL</sub>min to V<sub>IL</sub>max or to rise from V<sub>IL</sub>max to V<sub>IH</sub>min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 μs for remote data acquisition applications where the sensor and the ADC are placed several feet away from the controlling microprocessor.

SGLS125A-JULY 2002-REVISED NOVEMBER 2006

# **Electrical Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = V_{ref+} = 4.5 \text{ V}$  to 5.5 V,  $f_{(I/O\ CLOCK)} = 4.1 \text{ MHz}$  (unless otherwise noted)

PARAMETER			TEST C	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
\/	High lovel outr	out voltogo	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = −1.6 mA	2.4			V	
VOH	V <sub>OH</sub> High-level output	out voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -20 \mu A$	V <sub>CC</sub> - 0.1			V	
\/	Low-level outp	ut voltago	$V_{CC} = 4.5 V,$	$I_{OL} = 1.6 \text{ mA}$			0.4	V	
V <sub>OL</sub>	Low-level outp	out voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OL} = 20 \mu A$			0.1	V	
	High-impedan	ce off-state	$V_O = V_{CC}$	CS at V <sub>CC</sub>		1	2.5	^	
OZ	Oz output current		$V_O = 0$ ,	CS at V <sub>CC</sub>		1	-2.5	μΑ	
I <sub>IH</sub>	High-level inpu	ut current	$V_I = V_{CC}$			1	10	μΑ	
I <sub>IL</sub>	Low-level inpu	t current	$V_I = 0$			1	-10	μΑ	
I <sub>CC</sub>	Operating sup	ply current	CS at 0 V			1	2.5	mA	
I <sub>CC(PD)</sub>	Power-down c	urrent	For all digital inputs, $0 \le V_1 \le 0.5 \text{ V or } V_1 \ge V_{CC}$	- 0.5 V		4	25	μΑ	
	Selected chan	nel	Selected channel at V <sub>CC</sub> ,	Unselected channel at 0 V			10	^	
	leakage currer	nt	Selected channel at 0 V,	Unselected channel at V <sub>CC</sub>			-10	μΑ	
	Maximum stati		$V_{ref+} = V_{CC},$	V <sub>ref-</sub> = GND		1	2.5	μΑ	
0	Input	Analog inputs				30	60	"F	
Ci	capacitance	Control inputs				5	15	pF	

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

SGLS125A-JULY 2002-REVISED NOVEMBER 2006



## **Operating Characteristics**

over recommended operating free-air temperature range,  $V_{CC} = V_{ref+} = 4.5 \text{ V}$  to 5.5 V,  $f_{(I/O\ CLOCK)} = 4.1 \text{ MHz}$ 


	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
EL	Linearity error <sup>(2)</sup>	See Figure 2			±1	LSB
E <sub>D</sub>	Differential linearity error	See Figure 2			±1	LSB
Eo	Offset error <sup>(3)</sup>	See Figure 2 <sup>(4)</sup>			±1.5	LSB
$E_G$	Gain error <sup>(3)</sup>	See Figure 2 <sup>(4)</sup>			±1	LSB
E <sub>T</sub>	Total unadjusted error <sup>(5)</sup>				±1.75	LSB
		DATA INPUT = 1011		2048		
	Self-test output code (6) (see Table 3)	DATA INPUT = 1100		0		
		DATA INPUT = 1101		4095		
t <sub>(conv)</sub>	Conversion time	See Figure 9 through Figure 14		8	10	μs
t <sub>c</sub>	Total cycle time (access, sample, and conversion) <sup>(7)</sup>	See Figure 9 through Figure 14			10 + total I/O CLOCK periods + t <sub>d(I/O-EOC)</sub>	μs
t <sub>acq</sub>	Channel acquisition time (sample) <sup>(7)</sup>	See Figure 9 through Figure 14	4		12	I/O CLOCK periods
t <sub>v</sub>	Valid time, DATA OUT remains valid after I/O CLOCK↓	See Figure 6	10			ns
t <sub>d(I/O-DATA)</sub>	Delay time, I/O CLOCK↓ to DATA OUT valid	See Figure 6			150	ns
t <sub>d(I/O-EOC)</sub>	Delay time, last I/O CLOCK↓ to EOC↓	See Figure 7		1.5	2.2	μs
t <sub>d(EOC-DATA)</sub>	Delay time, EOC↑ to DATA OUT (MSB/LSB)	See Figure 8			100	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time, CS↓ to DATA OUT (MSB/LSB driven)	See Figure 3		0.7	1.3	μs
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time, CS↑ to DATA OUT (high impedance)	See Figure 3		70	150	ns
t <sub>r(EOC)</sub>	Rise time, EOC	See Figure 8		15	50	ns
t <sub>f(EOC)</sub>	Fall time, EOC	See Figure 7		15	50	ns
t <sub>r(bus)</sub>	Rise time, data bus	See Figure 6		15	50	ns
t <sub>f(bus)</sub>	Fall time, data bus	See Figure 6		15	50	ns
t <sub>d(I/O-CS)</sub>	Delay time, last I/O CLOCK $\downarrow$ to $\overline{\text{CS}} \downarrow$ to abort conversion $^{(8)}$				5	μs

- (1) All typical values are at  $T_A = 25$ °C.
- (2) Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.
- (3) Gain error is the difference between the actual midstep value and the nominal midstep value in the transfer diagram at the specified gain point after the offset error has been adjusted to zero. Offset error is the difference between the actual midstep value and the nominal midstep value at the offset point.
- (4) Analog input voltages greater than that applied to REF+ convert as all ones (111111111111), while input voltages less than that applied to REF- convert as all zeros (000000000000).
- (5) Total unadjusted error comprises linearity, zero-scale, and full-scale errors.
- (6) Both the input address and the output codes are expressed in positive logic.
- (7) I/O CLOCK period = 1 /(I/O CLOCK frequency) (see Figure 7)
- (8) Any transitions of CS are recognized as valid only when the level is maintained for a setup time. CS must be taken low at ≤5 μs of the tenth I/O CLOCK falling edge to ensure a conversion is aborted. Between 5 μs and 10 μs, the result is uncertain as to whether the conversion is aborted or the conversion results are valid.





# PARAMETER MEASUREMENT INFORMATION



LOCATION	DESCRIPTION	PART NUMBER
U1	OP27	_
C1	10-μF 35-V tantalum capacitor	_
C2	0.1-μF ceramic NPO SMD capacitor	AVX 12105C104KA105 or equivalent
C3	470-pF porcelain Hi-Q SMD capacitor	Johanson 201S420471JG4L or equivalent

Figure 1. Analog Input Buffer to Analog Inputs AIN0-AIN10




Figure 2. Load Circuits




Figure 3. DATA OUT to Hi-Z Voltage Waveforms





Figure 4. DATA INPUT and I/O CLOCK Voltage Waveforms





A. To ensure full conversion accuracy, it is recommended that no input signal change occurs while a conversion is ongoing.

Figure 5. CS and I/O CLOCK Voltage Waveforms




Figure 6. I/O CLOCK and DATA OUT Voltage Waveforms




Figure 7. I/O CLOCK and EOC Voltage Waveforms






Figure 8. EOC and DATA OUT Voltage Waveforms





A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.


Figure 9. Timing for 12-Clock Transfer Using CS With MSB First



A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.


Figure 10. Timing for 12-Clock Transfer Not Using CS With MSB First





A. To minimize errors caused by noise at  $\overline{\text{CS}}$ , the internal circuitry waits for a setup time after  $\overline{\text{CS}}$ ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{\text{CS}}$  setup time has elapsed.


Figure 11. Timing for 8-Clock Transfer Using CS With MSB First



A. To minimize errors caused by noise at <del>CS</del> CS, the internal circuitry waits for a setup time after <del>CS</del> before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum <del>CS</del> setup time has elapsed.


Figure 12. Timing for 8-Clock Transfer Not Using CS With MSB First





A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

Figure 13. Timing for 16-Clock Transfer Using CS With MSB First



A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

Figure 14. Timing for 16-Clock Transfer Not Using CS With MSB First

SGLS125A-JULY 2002-REVISED NOVEMBER 2006



#### PRINCIPLES OF OPERATION

Initially, with chip select  $(\overline{CS})$  high, I/O CLOCK and DATA INPUT are disabled and DATA OUT is in the high-impedance state.  $\overline{CS}$  going low begins the conversion sequence by enabling I/O CLOCK and DATA INPUT and removes DATA OUT from the high-impedance state.

The input data is an 8-bit data stream consisting of a 4-bit analog channel address (D7–D4), a 2-bit data length select (D3–D2), an output MSB or LSB first bit (D1), and a unipolar or bipolar output select bit (D0) that are applied to DATA INPUT. The I/O CLOCK sequence applied to the I/O CLOCK terminal transfers this data to the input data register.

During this transfer, the I/O CLOCK sequence also shifts the previous conversion result from the output data register to DATA OUT. I/O CLOCK receives the input sequence of 8, 12, or 16 clock cycles long, depending on the data-length selection in the input data register. Sampling of the analog input begins on the fourth falling edge of the input I/O CLOCK sequence and is held after the last falling edge of the I/O CLOCK sequence. The last falling edge of the I/O CLOCK sequence also takes EOC low and begins the conversion.

### **Converter Operation**

The operation of the converter is organized as a succession of two distinct cycles: the I/O cycle and the actual conversion cycle.

#### I/O Cycle

The I/O cycle is defined by the externally provided I/O CLOCK and lasts 8, 12, or 16 clock periods, depending on the selected output data length.

During the I/O cycle, the following two operations take place simultaneously:

- An 8-bit data stream consisting of address and control information is provided to DATA INPUT. This data is shifted into the device on the rising edge of the first eight I/O CLOCKs. DATA INPUT is ignored after the first eight clocks during 12- or 16-clock I/O transfers.
- The data output, with a length of 8, 12, or 16 bits, is provided serially on DATA OUT. When \(\overline{CS}\) is held low, the first output data bit occurs on the rising edge of EOC. When \(\overline{CS}\) is negated between conversions, the first output data bit occurs on the falling edge of \(\overline{CS}\). This data is the result of the previous conversion period, and after the first output data bit, each succeeding bit is clocked out on the falling edge of each succeeding I/O CLOCK.

#### **Conversion Cycle**

The conversion cycle is transparent to the user, and it is controlled by an internal clock synchronized to I/O CLOCK. During the conversion period, the device performs a successive-approximation conversion on the analog input voltage. The EOC output goes low at the start of the conversion cycle and goes high when conversion is complete and the output data register is latched. A conversion cycle is started only after the I/O cycle is completed, which minimizes the influence of external digital noise on the accuracy of the conversion.



SGLS125A-JULY 2002-REVISED NOVEMBER 2006

# **PRINCIPLES OF OPERATION (continued)**

# **Power Up and Initialization**

After power up,  $\overline{CS}$  must be taken from high to low to begin an I/O cycle. EOC is initially high, and the input data register is set to all zeroes. The contents of the output data register are random, and the first conversion result should be ignored. To initialize during operation,  $\overline{CS}$  is taken high and is then returned low to begin the next I/O cycle. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.

# **Table 1. Operational Terminology**

Current (N) I/O cycle	Entire I/O CLOCK sequence that transfers address and control data into the data register and clocks the digital result from the previous conversion from DATA OUT
Current (N) conversion cycle	The conversion cycle starts immediately after the current I/O cycle. The end of the current I/O cycle is the last clock falling edge in the I/O CLOCK sequence. The current conversion result is loaded into the output register when conversion is complete.
Current (N) conversion result	The current conversion result is serially shifted out on the next I/O cycle.
Previous (N – 1) conversion cycle	Conversion cycle just prior to the current I/O cycle
Next (N + 1) I/O cycle	I/O period that follows the current conversion cycle

Example: In the 12-bit mode, the result of the current conversion cycle is a 12-bit serial-data stream clocked out during the next I/O cycle. The current I/O cycle must be exactly 12 bits long to maintain synchronization, even when this corrupts the output data from the previous conversion. The current conversion is begun immediately after the twelfth falling edge of the current I/O cycle.

SGLS125A-JULY 2002-REVISED NOVEMBER 2006



### **Data Input**

The data input is internally connected to an 8-bit serial-input address and control register. The register defines the operation of the converter and the output data length. The host provides the data word with the MSB first. Each data bit is clocked in on the rising edge of the I/O CLOCK sequence (see Table 2 for the data input-register format).

**Table 2. Input-Register Format** 

	INPUT DATA BYTE							
FUNCTION SELECT		ADDRE	SS BITS		L1	L0	LSBF	BIP
TONOTION SELECT	D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)
Select input channel								
AIN0	0	0	0	0				
AIN1	0	0	0	1				
AIN2	0	0	1	0				
AIN3	0	0	1	1				
AIN4	0	1	0	0				
AIN5	0	1	0	1				
AIN6	0	1	1	0				
AIN7	0	1	1	1				
AIN8	1	0	0	0				
AIN9	1	0	0	1				
AIN10	1	0	1	0				
Select test voltage								
$(V_{ref+} - V_{ref-})/2$	1	0	1	1				
V <sub>ref</sub> _	1	1	0	0				
V <sub>ref+</sub>	1	1	0	1				
Software power down	1	1	1	0				
Output data length								
8 bits					0	1		
12 bits					X <sup>(1)</sup>	0		
16 bits					1	1		
Output data format	1							
MSB first							0	
LSB first (LSBF)							1	
Unipolar (binary)								0
Bipolar (BIP) 2s complement								1

<sup>(1)</sup> The four MSBs (D7–D4) of the data register address one of the 11 input channels, a reference-test voltage, or the power-down mode. The address bits affect the current conversion, which is the conversion that immediately follows the current I/O cycle. The reference voltage is nominally equal to V<sub>ref+</sub> - V<sub>ref-</sub>.

#### **Data Input Address Bits**

The four MSBs (D7–D4) of the data register address 1 of the 11 input channels, a reference-test voltage, or the power-down mode. The address bits affect the current conversion, which is the conversion that immediately follows the current I/O cycle. The reference voltage is nominally equal to  $V_{ref+}$ –  $V_{ref-}$ .



SGLS125A-JULY 2002-REVISED NOVEMBER 2006

## **Data Output Length**

The next two bits (D3 and D2) of the data register select the output data length. The data-length selection is valid for the current I/O cycle (the cycle in which the data is read). The data-length selection, being valid for the current I/O cycle, allows device start-up without losing I/O synchronization. A data length of 8, 12, or 16 bits can be selected. Since the converter has 12-bit resolution, a data length of 12 bits is suggested.

With D3 and D2 set to 00 or 10, the device is in the 12-bit data-length mode and the result of the current conversion is output as a 12-bit serial data stream during the next I/O cycle. The current I/O cycle must be exactly 12 bits long for proper synchronization, even when this means corrupting the output data from a previous conversion. The current conversion is started immediately after the twelfth falling edge of the current I/O cycle.

With bits D3 and D2 set to 11, the 16-bit data-length mode is selected, which allows convenient communication with 16-bit serial interfaces. In the 16-bit mode, the result of the current conversion is output as a 16-bit serial data stream during the next I/O cycle with the four LSBs always reset to 0 (pad bits). The current I/O cycle must be exactly 16 bits long to maintain synchronization even when this means corrupting the output data from the previous conversion. The current conversion is started immediately after the sixteenth falling edge of the current I/O cycle.

With bits D3 and D2 set to 01, the 8-bit data-length mode is selected, which allows fast communication with 8-bit serial interfaces. In the 8-bit mode, the result of the current conversion is output as an 8-bit serial data stream during the next I/O cycle. The current I/O cycle must be exactly eight bits long to maintain synchronization, even when this means corrupting the output data from the previous conversion. The four LSBs of the conversion result are truncated and discarded. The current conversion is started immediately after the eighth falling edge of the current I/O cycle.

Since D3 and D2 take effect on the current I/O cycle when the data length is programmed, there can be a conflict with the previous cycle when the data-word length is changed from one cycle to the next. This may occur when the data format is selected to be LSB first, since at the time the data length change becomes effective (six rising edges of I/O CLOCK), the previous conversion result has already started shifting out.

In actual operation, when different data lengths are required within an application and the data length is changed between two conversions, no more than one conversion result can be corrupted and only when it is shifted out in LSB-first format.

#### Sampling Period

During the sampling period, one of the analog inputs is internally connected to the capacitor array of the converter to store the analog input signal. The converter starts sampling the selected input immediately after the four address bits have been clocked into the input data register. Sampling starts on the fourth falling edge of I/O CLOCK. The converter remains in the sampling mode until the eighth, twelfth, or sixteenth falling edge of the I/O CLOCK depending on the data-length selection. After the EOC delay time from the last I/O CLOCK falling edge, the EOC output goes low indicating that the sampling period is over and the conversion period has begun. After EOC goes low, the analog input can be changed without affecting the conversion result. Since the delay from the falling edge of the last I/O CLOCK to EOC low is fixed, time-varying analog input signals can be digitized at a fixed rate without introducing systematic harmonic distortion or noise due to timing uncertainty.

After the 8-bit data stream has been clocked in, DATA INPUT should be held at a fixed digital level until EOC goes high (indicating that the conversion is complete) to maximize the sampling accuracy and minimize the influence of external digital noise.

#### Data Register, LSB First

D1 in the input data register (LSB first) controls the direction of the output binary data transfer. When D1 is reset to 0, the conversion result is shifted out MSB first. When set to 1, the data is shifted out LSB first. Selection of MSB first or LSB first always affects the next I/O cycle and not the current I/O cycle. When changing from one data direction to another, the current I/O cycle is never disrupted.

SGLS125A-JULY 2002-REVISED NOVEMBER 2006



## **Data Register, Bipolar Format**

D0 (BIP) in the input data register controls the binary data format used to represent the conversion result. When D0 is cleared to 0, the conversion result is represented as unipolar (unsigned binary) data. Nominally, the conversion result of an input voltage equal to  $V_{ref-}$  is a code of all zeros (000 . . . 0), the conversion result of an input voltage equal to  $V_{ref+}$  is a code of all ones (111 . . . 1), and the conversion result of ( $V_{ref+} + V_{ref-}$ )/2 is a code of a one followed by zeros (100 . . . 0).

When D0 is set to 1, the conversion result is represented as bipolar (signed binary) data. Nominally, conversion of an input voltage equal to  $V_{ref-}$  is a code of a one followed by zeros (100 . . . 0), conversion of an input voltage equal to  $V_{ref+}$  is a code of a zero followed by all ones (011 . . . 1), and the conversion of  $(V_{ref+} + V_{ref-})/2$  is a code of all zeros (000 . . . 0). The MSB is interpreted as the sign bit. The bipolar data format is related to the unipolar format in that the MSBs are always each other's complement.

Selection of the unipolar or bipolar format always affects the current conversion cycle, and the result is output during the next I/O cycle. When changing between unipolar and bipolar formats, the data output during the current I/O cycle is not affected.

# **End of Conversion (EOC) Output**

The EOC signal indicates the beginning and the end of conversion. In the reset state, EOC is always high. During the sampling period (beginning after the fourth falling edge of the I/O CLOCK sequence), EOC remains high until the internal sampling switch of the converter is safely opened. The opening of the sampling switch occurs after the eighth, twelfth, or sixteenth I/O CLOCK falling edge, depending on the data-length selection in the input data register. After the EOC signal goes low, the analog input signal can be changed without affecting the conversion result.

The EOC signal goes high again after the conversion is completed and the conversion result is latched into the output data register. The rising edge of EOC returns the converter to a reset state and a new I/O cycle begins. On the rising edge of EOC, the first bit of the current conversion result is on DATA OUT when  $\overline{CS}$  is low. When  $\overline{CS}$  is negated between conversions, the first bit of the current conversion result occurs at DATA OUT on the falling edge of  $\overline{CS}$ .

#### **Data Format and Pad Bits**

D3 and D2 of the input data register determine the number of significant bits in the digital output that represent the conversion result. The LSB-first bit determines the direction of the data transfer while the BIP bit determines the arithmetic conversion. The numerical data is always justified toward the MSB in any output format.

The internal conversion result is always 12 bits long. When an 8-bit data transfer is selected, the four LSBs of the internal result are discarded to provide a faster 1-byte transfer. When a 12-bit transfer is used, all bits are transferred. When a 16-bit transfer is used, four LSB pad bits are always appended to the internal conversion result. In the LSB-first mode, four leading zeros are output. In the MSB-first mode, the last four bits output are zeros.

When  $\overline{\text{CS}}$  is held low continuously, the first data bit of the newly completed conversion occurs on DATA OUT on the rising edge of EOC. When a new conversion is started after the last falling edge of I/O CLOCK, EOC goes low and the serial output is forced to a setting of 0 until EOC goes high again.

When  $\overline{CS}$  is negated between conversions, the first data bit occurs on DATA OUT on the falling edge of  $\overline{CS}$ . On each subsequent falling edge of I/O CLOCK after the first data bit appears, the data is changed to the next bit in the serial conversion result until the required number of bits has been output.

SGLS125A-JULY 2002-REVISED NOVEMBER 2006

# Chip-Select (CS) Input

 $\overline{\text{CS}}$  enables and disables the device. During normal operation,  $\overline{\text{CS}}$  should be low. Although the use of  $\overline{\text{CS}}$  is not necessary to synchronize a data transfer, it can be brought high between conversions to coordinate the data transfer of several devices sharing the same bus.

When  $\overline{\text{CS}}$  is brought high, the serial-data output is immediately brought to the high-impedance state, releasing its output data line to other devices that may share it. After an internally generated debounce time, I/O CLOCK is inhibited, thus preventing any further change in the internal state.

When  $\overline{\text{CS}}$  is subsequently brought low again, the device is reset.  $\overline{\text{CS}}$  must be held low for an internal debounce time before the reset operation takes effect. After  $\overline{\text{CS}}$  is debounced low, I/O CLOCK must remain inactive (low) for a minimum time before a new I/O cycle can start.

 $\overline{\text{CS}}$  can interrupt any ongoing data transfer or any ongoing conversion. When  $\overline{\text{CS}}$  is debounced low long enough before the end of the current conversion cycle, the previous conversion result is saved in the internal output buffer and shifted out during the next I/O cycle.

#### **Power-Down Features**

When a binary address of 1110 is clocked into the input data register during the first four I/O CLOCK cycles, the power-down mode is selected. Power down is activated on the falling edge of the fourth I/O CLOCK pulse.

During power down, all internal circuitry is put in a low-current standby mode. No conversions are performed, and the internal output buffer keeps the previous conversion cycle data results provided that all digital inputs are held above  $V_{CC}-0.5\ V$  or below 0.5 V. The I/O logic remains active so the current I/O cycle must be completed, even when the power-down mode is selected. Upon power-on reset and before the first I/O cycle, the converter normally begins in the power-down mode. The device remains in the power-down mode until a valid input address (other than 1110) is clocked in. Upon completion of that I/O cycle, a normal conversion is performed with the results being shifted out during the next I/O cycle.

## Analog Input, Test, and Power-Down Mode

The 11 analog inputs, 3 internal voltages, and power-down mode are selected by the input multiplexer according to the input addresses shown in Table 3, Table 4, and Table 5. The input multiplexer is a break-before-make type to reduce input-to-input noise rejection resulting from channel switching. Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK and continues for the remaining I/O CLOCK pulses. The sample is held on the falling edge of the last I/O clock pulse. The three internal test inputs are applied to the multiplexer, then sampled and converted in the same manner as the external analog inputs. The first conversion after the device has returned from the power-down state may not read accurately due to internal device settling.

Table 3. Analog-Channel-Select Address

ANALOG INPUT	VALUE SHIFTED	INTO DATA INPUT
SELECTED	BINARY	HEX
AIN0	0000	0
AIN1	0001	1
AIN2	0010	2
AIN3	0011	3
AIN4	0100	4
AIN5	0101	5
AIN6	0110	6
AIN7	0111	7
AIN8	1000	8
AIN9	1001	9
AIN10	1010	A



Table 4. Test-Mode-Select Address

INTERNAL SELF-TEST	VALUE SHIFTED IN	UNIPOLAR OUTPUT	
VOLTAGE SELECTED <sup>(1)</sup>	BINARY	HEX	RESULT (HEX) <sup>(2)</sup>
$\frac{V_{\text{ref}+} - V_{\text{ref}-}}{2}$	1011	В	800
V <sub>ref-</sub>	1100	С	000
V <sub>ref+</sub>	1101	D	FFF

- (1)  $V_{ref+}$  is the voltage applied to REF+, and  $V_{ref-}$  is the voltage applied to REF-.
- (2) The output results shown are the ideal values and may vary with the reference stability and with internal offsets.

Table 5. Power-Down-Select Address

INPUT COMMAND	VALUE SHIFTED IN	RESULT		
INFO I COMMAND	BINARY HEX		RESULT	
Power down	1110	E	I <sub>CC</sub> ≤25 μA	

## **Converter and Analog Input**

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the  $S_C$  switch and all  $S_T$  switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF-) voltage. In the switching sequence, 12 capacitors are examined separately until all 12 bits are identified and the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 4096). Node 4096 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF-. When the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half  $V_{CC}$ ), a bit 0 is placed in the output register and the 4096-weight capacitor is switched to REF-. When the voltage at the summing node is less than the trip point of the threshold detector, a bit 1 is placed in the register and this 4096-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 2048-weight capacitor, the 1024-weight capacitor, and so forth down the line until all bits are determined. With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to determine the bits from MSB to LSB.

# **Reference Voltage Inputs**

The two reference inputs used with the device are the voltages applied to the REF+ and REF- terminals. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero-scale reading, respectively. These voltages and the analog input should not exceed the positive supply or be lower than ground consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF+ terminal voltage, and at zero when the input signal is equal to or lower than REF- terminal voltage.

SGLS125A-JULY 2002-REVISED NOVEMBER 2006





Figure 15. Simplified Model of the Successive-Approximation System



#### **APPLICATION INFORMATION**



- A. This curve is based on the assumption that  $V_{ref+}$  and  $V_{ref-}$  have been adjusted so that the voltage at the transition from digital 0 to 1 ( $V_{ZT}$ ) is 0.0006 V and the transition to full scale ( $V_{FT}$ ) is 4.9134 V. 1 LSB = 1.2 mV.
- B. The full-scale value ( $V_{FS}$ ) is the step whose nominal midstep value has the highest absolute value. The zero-scale value ( $V_{ZS}$ ) is the step whose nominal midstep value equals zero.

Figure 16. Ideal Conversion Characteristics




Figure 17. Serial Interface

SGLS125A-JULY 2002-REVISED NOVEMBER 2006

# **APPLICATION INFORMATION (continued)**

## **Simplified Analog Input Analysis**

Using the equivalent circuit in Figure 18, the time required to charge the analog input capacitance from 0 V to  $V_S$  within one-half LSB can be derived as follows:

The capacitance charging voltage is given by:

$$V_{C} = V_{S} \left( 1 - e^{-t_{C}/R_{t}C_{i}} \right)$$

$$(1)$$

Where:

$$R_t = R_s + r_i$$

The final voltage to 1/2 LSB is given by:

$$V_C (1/2 LSB) = V_S - (V_S/8192)$$
 (2)

Equating equation 1 to equation 2 and solving for time t<sub>c</sub> gives

$$V_{S} - (V_{S}/8192) = V_{S}(1 - e^{-t_{C}/R_{t}C_{i}})$$
 (3)


anc

$$t_c (1/2 LSB) = R_t \times C_i \times ln(8192)$$
 (4)

Therefore, with the values given, the time for the analog input signal to settle is:

$$t_c (1/2 LSB) = (R_s + 1 k\Omega) \times 60 pF \times ln(8192)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



V<sub>I</sub> = Input Voltage at AIN

V<sub>S</sub> = External Driving Source Voltage

R<sub>s</sub> = Source Resistance

r<sub>i</sub> = Input Resistance

C<sub>i</sub> = Input Capacitance

**V**<sub>C</sub> = Capacitance Charging Voltage

- A. Driving source requirements:
  - Noise and distortion for the source must be equivalent to the resolution of the converter.
  - R<sub>s</sub> must be real at the input frequency.

Figure 18. Equivalent Input Circuit Including the Driving Source

www.ti.com 30-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TLC2543MDBREP	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC2543EP
TLC2543MDBREP.A	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC2543EP
TLC2543QDWREP	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC2543QEP
TLC2543QDWREP.A	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC2543QEP
V62/03614-01XE	Active	Production	SOIC (DW)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TLC2543QEP
V62/03614-02YE	Active	Production	SSOP (DB)   20	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-55 to 125	TLC2543EP

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 30-Jun-2025

#### OTHER QUALIFIED VERSIONS OF TLC2543-EP:

• Automotive : TLC2543-Q1

Military : TLC2543M

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Mar-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC2543MDBREP	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
TLC2543QDWREP	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 14-Mar-2024



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC2543MDBREP	SSOP	DB	20	2000	350.0	350.0	43.0
TLC2543QDWREP	SOIC	DW	20	2000	350.0	350.0	43.0



SMALL OUTLINE PACKAGE



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated