## TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

10UT

V<sub>CC</sub>

1IN- 🛛 2

1IN+ 🛛 3

4

SLVS457A – JANUARY 2003 – REVISED MARCH 2003

8 VCC+

7 1 20UT

6 2IN-5 2IN+

D, P, OR PS PACKAGE (TOP VIEW)

- Equivalent Input Noise Voltage 5 nV/√Hz Typ at 1 kHz
- Unity-Gain Bandwidth . . . 10 MHz Typ
- High Slew Rate ... 9 V/μs Typ
- Peak-to-Peak Output Voltage Swing 32 V Typ, With V<sub>CC±</sub> = ±18 V and R<sub>L</sub> = 600 Ω
- Wide Supply-Voltage Range . . . ±3 V to ±20 V
- Common-Mode Rejection Ratio . . . 100 dB Typ
- High dc Voltage Gain . . . 100 V/mV Typ
- Applications: Audio PreAmps, Active Filters, Headphone Amps
- End Equipment: DVD/CD/CDRW Players; Set-Top Boxes

#### description/ordering information

The TL4581 is a dual operational amplifier that has been designed optimally for audio applications, such as improving tone control. It offers low noise, high-gain bandwidth, good slew, and high output current drive for driving capacitive loads. These features make the TL4581 ideally suited for audio applications, such as audio preamps and active filters. When high output current is required, the TL4581 also can be used as a headphone amplifier.

ТА	PAC	KAGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
PDIP – P	PDIP – P	Tube of 50	TL4581P	TL4581P
0°C to 70°C		Tube of 75		T4504
0010700	3010 - D	Reel of 2500 TL4581DR		14501
	SOP – PS	Reel of 2000	TL4581PSR	T4581

#### ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

## TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

#### SLVS457A - JANUARY 2003 - REVISED MARCH 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage (see Note 1): V <sub>CC+</sub>	
Input voltage, either input (see Notes 1 and 2)	
Duration of output short circuit (see Note 4)	Unlimited
Operating virtual junction temperature, $T_J$ Package thermal impedance, $\theta_{JA}$ (see Notes 5 and 6): D pack	
P pack PS pack	age
Lead temperature 1,6 mm (1/16 inch) from case for 10 second Storage temperature range, T <sub>stg</sub>	s

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>.

2. The magnitude of the input voltage must never exceed the magnitude of the supply voltage.

- 3. Excessive input current will flow if a differential input voltage in excess of approximately 0.6 V is applied between the inputs, unless some limiting resistance is used.
- 4. The output may be shorted to ground or either power supply. Temperature and/or supply voltages must be limited to ensure the maximum dissipation rating is not exceeded.
- 5. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 6. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

		MIN	MAX	UNIT
V <sub>CC+</sub>	Supply voltage	5	15	V
V <sub>CC</sub> -	Supply voltage	-5	-15	V
Т <sub>А</sub>	Operating free-air temperature range	0	70	°C



## TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SLVS457A - JANUARY 2003 - REVISED MARCH 2003

	PARAMETER	Т	TEST CONDITIONS <sup>†</sup>					UNIT
		$T_A = 25^{\circ}C$				0.5	4	
VIO	input onset voltage	vO = 0	$T_A = 0^\circ C$ to $70^\circ C$	,			5	mv
	land affa at aurorat	T <sub>A</sub> = 25°C				10	150	4
١O	Input offset current	$T_A = 0^\circ C$ to $70^\circ C$					200	nA
	Innut high ourrent	T <sub>A</sub> = 25°C				200	800	~^
ЧВ	input bias current	$T_A = 0^{\circ}C$ to $70^{\circ}C$					1000	ΠA
VICR	Common-mode input-voltage range				±12	±13		V
M	Maximum peak-to-peak		$V_{CC\pm} = \pm 15 V$		24	26		N/
VOPP	output-voltage swing	RΓ ≥ 000 Ω	V <sub>CC±</sub> = ±18 V		30	32		v
		$R_1 \ge 600 \Omega_1$	T <sub>A</sub> = 25°C		15	50		
•	Large-signal	$V_0 = \pm 10 V$	$T_A = 0^{\circ}C$ to $70^{\circ}C$		10			V/mV
AVD	differential-voltage amplification	$R_1 \ge 2 k\Omega_1$	$T_A = 25^{\circ}C$		25	100		
		$V_{O} = \pm 10 V$	$T_A = 0^\circ C$ to $70^\circ C$	;	15			
A <sub>vd</sub>	Small-signal differential-voltage amplification	f = 10 kHz				2.2		V/mV
6		D 000 0	V <sub>O</sub> = ±10 V			140		1-11-
BOW	Maximum-output-swing bandwidth	$R\Gamma = 600.07$	$V_{CC\pm} = \pm 18 V,$	V <sub>O</sub> = ±14 V		100		кнz
<sup>B</sup> 1	Unity-gain bandwidth	R <sub>L</sub> = 600 Ω,	C <sub>L</sub> = 100 pF			10		MHz
ri	Input resistance				30	300		kΩ
z <sub>0</sub>	Output impedance	A <sub>VD</sub> = 30 dB,	R <sub>L</sub> = 600 Ω,	f = 10 kHz		0.3		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR} \min$			70	100		dB
k <sub>SVR</sub>	Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$	$V_{CC\pm} = \pm 9 V \text{ to } \pm 15 V,$ $V_O = 0$		80	100		dB	
los	Output short-circuit current				10	38	60	mA
ICC	Total supply curent	V <sub>O</sub> = 0,	No load			8	16	mA
	Crosstalk attenuation (VO1/VO2)	V <sub>01</sub> = 10 V peak,	f = 1 kHz			110		dB

### electrical characteristics, $V_{CC\pm}$ = +15 V, $T_A$ = 25°C (unless otherwise noted)

<sup>†</sup> All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified.

### operating characteristics, V\_{CC\pm} = $\pm 15$ V, T\_A = 25°C

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
SR	Slew rate at unity gain				9		V/µs
	Overshoot factor	$V_{I} = 100 \text{ mV},$ R <sub>L</sub> = 600 Ω,	A <sub>VD</sub> = 1, C <sub>L</sub> = 100 pF		10		%
M	Equivalant input paisa valtaga	f = 30 Hz			8		a) (1/1
۷n	V <sub>n</sub> Equivalent input noise voltage	f = 1 kHz			5		NV/∀HZ
In Equivalent input noi	Equivalant input paiza current	f = 30 Hz			2.7		
	Equivalent input hoise current	f = 1 kHz			0.7		Prv v⊓z





#### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TL4581D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T4581
TL4581D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T4581
TL4581DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T4581
TL4581DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	T4581

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TL4581DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TL4581DR	SOIC	D	8	2500	340.5	338.1	20.6	

### TEXAS INSTRUMENTS

www.ti.com

23-May-2025

### TUBE



### - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TL4581D	D	SOIC	8	75	507	8	3940	4.32
TL4581D.A	D	SOIC	8	75	507	8	3940	4.32

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated