





参考文献



**THVD4431** ZHCSSR6B - AUGUST 2023 - REVISED APRIL 2024

# THVD4431 具有 120Ω 可切换集成端接电阻器和 IEC-ESD 保护的 多协议(RS-232、RS-422、RS485)收发器

#### 1 特性

- 符合或超出 TIA/EIA-485A 和 TIA/EIA-232F 标准的
- 3 个发送器、5 个接收器 (对于 RS-232)
- 1 个发送器、1 个接收器 ( 对于 RS-485 )
- 适用于 RS-485 模式的片上可切换 120 Ω 端接电阻
- 用于 RS-232 信号传输的集成电荷泵
- 3V 至 5.5V 的电源电压
- 用于逻辑数据和控制信号的 1.65V 至 5.5V 电源
- RS-485 差分输出超过 2.1V, 在 5V 电源下与 PROFIBUS 兼容
- 适用于 RS-232 模式的大输出摆幅 (典型值为 ±9V)
- SLR 引脚可选数据速率:
  - RS-232 3T5R 模式: 250kbps 和 1Mbps
  - RS-485 半双工和全双工模式:500kbps 和 20Mbps
- 总线 I/O 保护
  - ±16kV HBM ESD
  - ±8kV IEC 61000-4-2 接触放电和 ±15kV 气隙放
  - ±4kV IEC 61000-4-4 快速瞬态突发
- 适用于 RS-232 和 RS-485 模式的诊断环回
- 关断引脚可在禁用状态下实现低电流消耗(典型值 为 10µA)
- 适用于热插拔功能的无干扰上电/断电
- 适用于 RS-485 的 1/8 单位负载 (多达 256 个总线
- 适用于 RS-485 接收器的开路、短路和空闲总线失 效防护
- 总线短路保护、热关断
- 更宽的环境温度范围:-40°C 至 125°C
- 节省空间的高效散热型 6mm x 6mm VQFN-40 封装

#### 2 应用

- 工业 PC
- 工厂自动化和控制
- HVAC 系统
- 楼宇自动化
- 销售点终端
- 电网基础设施
- 工业运输

## 3 说明


THVD4431 是一款高度集成且稳健的多协议收发器, 支持 RS-232、RS-422 和 RS-485 物理层。该器件具 有三个发送器和五个接收器,支持 3T5R RS-232 端 口。此外,该器件还集成了一个发送器和一个接收器, 可支持半双工和全双工 RS-485 端口。模式选择引脚支 持共享总线和逻辑引脚,以便这些协议共享单个通用连 接器。适用于 RS-485 总线引脚和 RS-232 接收器输入 的集成端接无需外部元件即可实现全功能通信端口。该 器件具有压摆率选择功能,因此可在两种最大速度(根 据 SLR 引脚设置)下使用。

该器件具有集成 4 级 IEC ESD 保护. 无需外部系统级 保护元件。为 RS-232 和 RS-485 提供的诊断环回模式 检查逻辑到总线和总线到逻辑路径的功能完整性,并检 查电缆和连接器是否短路。此外, 当总线输入均处于开 路或短路状态或总线空闲时, RS-485 接收器失效防护 功能会将接收到的逻辑输出驱动为逻辑高电平。在关断 模式下,该器件消耗的电流超低(典型值为 10µA), 非常适合功耗敏感型应用。该器件需要由 3V 至 5.5V 电源为 RS-232 的电荷泵以及 RS-232 和 RS-485 的驱 动器/接收器供电。单独的逻辑电源 V<sub>IO</sub> (1.65V 至 5.5V) 使得此器件能够与低电平微控制器连接。

#### 封装信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 <sup>(2)</sup>
THVD4431	VQFN (40)	6mm x 6mm

- 有关更多信息,请参阅节11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



THVD4431 简化原理图



# **Table of Contents**

1	特性	1
2	应用	1
	说明	
4	Pin Configuration and Functions	3
	Specifications	
	5.1 Absolute Maximum Ratings	<del>5</del>
	5.2 ESD Ratings	
	5.3 ESD Ratings [IEC]	<u>5</u>
	5.4 Recommended Operating Conditions	6
	5.5 Thermal Information	6
	5.6 Power Dissipation	6
	5.7 Electrical Characteristics	7
	5.8 Switching Characteristics_RS-485_500kbps	10
	5.9 Switching Characteristics_RS-485_20Mbps	10
	5.10 Switching Characteristics, Driver_RS232	11
	5.11 Switching Characteristics, Receiver_RS232	11
	5.12 Switching Characteristics_MODE switching	12
	5.13 Switching Characteristics_RS-485_Termination	
	resistor	13
	5.14 Switching Characteristics_Loopback mode	13
	5.15 Typical Characteristics	15

o Parameter weasurement imormation	10
7 Detailed Description	<mark>26</mark>
7.1 Overview	26
7.2 Functional Block Diagrams	
7.3 Feature Description	<mark>26</mark>
7.4 Device Functional Modes	<mark>29</mark>
8 Application and Implementation	36
8.1 Application Information	<mark>36</mark>
8.2 Typical Application	36
8.3 Power Supply Recommendations	
8.4 Layout	43
9 Device and Documentation Support	45
9.1 Device Support	45
9.2 接收文档更新通知	45
9.3 支持资源	45
9.4 Trademarks	45
9.5 静电放电警告	45
9.6 术语表	45
10 Revision History	
11 Mechanical, Packaging, and Orderable	
Information	15



# **4 Pin Configuration and Functions**




图 4-1. 40-Pin VQFN Package (RHA) Top View

表 4-1. Pin Functions

NAME	NO.	TYPE	DESCRIPTION
L1	1	0	Logic output (RS-232)
L2	2	0	Logic output (RS-232/RS-485)
L3	3	I	Logic input (RS-232/RS-485). Integrated weak pull-up resistor .
L4	4	I	Logic input. Integrated weak pull-up resistor
L5	5	0	Logic output
L6	6	I	Logic input, Integrated weak pull-up resistor
L7	7	0	Logic output
L8	8	0	Logic output
V <sub>IO</sub>	9	Р	1.65 V to 5.5 V logic supply voltage



# 表 4-1. Pin Functions (续)

NAME	NO.	TYPE	DESCRIPTION
GND <sup>(1)</sup>	10	G	Ground
SLR	11	I	Slew rate control, internal pull-down resistor. SLR=H enables slow speed
DIR	12	1	RS-485 TX/RX enable/disable. Internal pull-down resistor.
MODE2	13	1	
MODE0	14	1	MODE control pins, Integrated weak pull-down resistor
MODE1	15	I	
NC	16	NC	Not connected internally. Can be connected to supply, ground or left open on PCB.
TERM_TX	17	I	120 Ω Termination enable/disable across R1/R2 terminals. Internal Pull down resistor
TERM_RX	18	1	120 Ω Termination enable/disable across R3/R4 terminals. Internal Pull down resistor
SHDN	19	1	Device enable/disable. Internal pull-down resistor
V <sub>CC</sub>	20	Р	3 to 5.5V supply voltage
R8	21	I	RS-232 receiver input
R7	22	1	RS-232 receiver input
GND <sup>(1)</sup>	23	G	Ground
R6	24	0	RS-232 driver output
R5	25	1	RS-232 receiver input
GND	26	G	Ground
R4	27	I/O	RS-232 driver output or RS-485 inverting receiver input (B)
R3	28	I/O	RS-232 driver output or RS-485 non-inverting receiver input (A)
GND <sup>(1)</sup>	29	G	Ground
R2	30	I/O	RS-232 receiver input or RS-485 bus pin (Y or A)
R1	31	I/O	RS-232 receiver input or RS-485 bus pin (Z or B)
V <sub>CC</sub>	32	Р	3 to 5.5 V supply voltage
V-	33		Negative charge pump rail
C2-	34		Negative terminal of charge pump capacitor
C1-	35		Negative terminal of charge pump capacitor
NC	36	NC	Not connected internally. Can be left open or Grounded on PCB.
C1+	37		Positive terminal of charge pump capacitor
V <sub>CC</sub>	38	Р	3 to 5.5V supply voltage
C2+	39		Positive terminal of charge pump capacitor
V+	40		Positive charge pump rail

<sup>(1)</sup> GND pins 10, 23, 26, 29 all must be grounded on PCB.

English Data Sheet: SLLSFS1

4



# **5 Specifications**

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Bus supply voltage	V <sub>CC</sub> to GND	- 0.5	6	V
Logic supply voltage	V <sub>IO</sub> to GND	- 0.5	V <sub>CC</sub> + 0.2	V
Charge pump positive-output supply voltage	V+ to GND	- 0.3	14	V
Charge pump negative-output supply voltage	V- to GND	-14	0.3	V
Bus voltage	Voltage at any bus pin (R1, R2, R3, R4, R5, R6, R7, R8) with respect to GND	- 16	16	V
Differential bus voltage	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination disbled	-22	22	V
Differential bus voltage RS485 mode	(R1-R2) or (R2-R1), (R3-R4) or (R4-R3) with termination enabled	-6	6	V
Input voltage	Range at any logic pin (L3, L4, L6, SLR, SHDN, TERM_TX, TERM_RX, MODE0, MODE1, MODE2, DIR)	- 0.3	V <sub>IO</sub> + 0.2	V
Receiver output current	I <sub>O</sub> ( L1, L2, L5, L7, L8)	- 8	8	mA
Storage temperature	T <sub>stg</sub>	- 65	150	°C
Junction temperature	T <sub>J</sub>	-40	170	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 5.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/	Bus terminals (R1, R2, R3, R4, R5, R6, R7, R8) and GND	±16,000	V
V <sub>(ESD)</sub> Ele	Liectiostatic discharge		All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC specifi	±1,500	V	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 5.3 ESD Ratings [IEC]

Copyright © 2024 Texas Instruments Incorporated

				VALUE	UNIT
V		Contact discharge, per IEC 61000-4-2	Bus terminals (R1, R2, R3,	±8,000	V
V <sub>(ESD)</sub>		Air-gap discharge, per IEC 61000-4-2	R4, R5, R6, R7, R8) and GND	±15,000	'
V <sub>(EFT)</sub>	Electrical fast transient in RS485 HD or FD mode	Per IEC 61000-4-4	Bus terminals (R1, R2, R3, R4)	±4,000	V



# **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3		5.5	V
V <sub>IO</sub>	I/O supply voltage		1.65		V <sub>CC</sub>	V
V <sub>I (RS-485)</sub>	Input voltage at any bus terminal (I	R1, R2, R3, R4) in RS-485 mode <sup>(1)</sup>	- 7		12	V
V <sub>ID</sub>	Differential input voltage in RS-485 or (R4-R3) ] with on-chip termination	receive mode [ (R1-R2) or (R2-R1), (R3-R4) on resistor disabled	-12		12	V
V <sub>ID</sub>	Differential input voltage in RS-485 or (R4-R3) ] with on-chip termination	receive mode [ (R1-R2) or (R2-R1), (R3-R4) on resistor enabled	- 5.5		5.5	V
V <sub>I (RS-232)</sub>	Receiver input voltage in RS-232 n	node	-15		15	V
V <sub>IH</sub>	High-level input voltage (L3, L4, L6 MODE1, MODE2, DIR inputs)	S, SLR, SHDN, TERM_TX, TERM_RX, MODE0,	0.7*V <sub>IO</sub>		V <sub>IO</sub>	V
V <sub>IL</sub>	Low-level input voltage (L3, L4, L6, SLR, SHDN, TERM_TX, TERM_RX, MODE0, MODE1, MODE2, DIR inputs)		0		0.3*V <sub>IO</sub>	V
Io	Output current, driver in RS-485 m	ode	- 60		60	mA
I <sub>OR</sub>	Output current, receiver	V <sub>IO</sub> = 1.8 V or 2.5 V	- 2		2	mA
I <sub>OR</sub>	Output current, receiver	V <sub>IO</sub> = 3.3 V or 5 V	- 4		4	mA
R <sub>L</sub>	Differential load resistance in RS-4	85 mode	54	60		Ω
	Circulia a rata in DC 405 and da	SLR = V <sub>IO</sub>			500	kbps
1/4	Signaling rate in RS-485 mode	SLR = GND or floating			20	Mbps
1/1/1/1	Cignaling rate in DC 222 made	SLR = V <sub>IO</sub>			250	kbps
	Signaling rate in RS-232 mode	SLR = GND or floating			1	Mbps
1/+	Signaling rate in RS-485 loopback	mode			0.5	Mbps
VI (RS-485)  VID  VID  VID  VI (RS-232)  VIH  VIL  IO  IOR  IOR  RL  1/tui (loopback)	Signaling rate in RS-232 loopback			1	Mbps	
T <sub>A</sub> (2)	Operating ambient temperature		-40		125	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

#### 5.5 Thermal Information

		THVD4431	
	THERMAL METRIC <sup>(1)</sup>	RHA (QFN)	UNIT
		40 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	27.4	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	16.8	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	9.8	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	9.8	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.7	°C/W

For more information about traditional and new thermalmetrics, see the <u>Semiconductor and ICPackage Thermal Metrics</u> application report.

#### **5.6 Power Dissipation**

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
	Full Duplex mode with DIR = V <sub>IO</sub> ,	Unterminated, TERM_TX = L,	SLR = H	500 kbps	160	200	144
IPD (DO 405)	R2/R1 are externally connected to	TERM_RX = L	SLR = L	20Mbps	390	450	mW
D (N3-465)	R3/R4 in loopback fashion; $V_{IO} = V_{CC} = 5.5 \text{ V}, T_A = 125 ^{\circ}\text{C},$	TERM TX = TERM RX = V <sub>IO</sub>	SLR = H	500 kbps	430	500	mW
	L3 = square wave 50% duty	121011_1X = 121011_1XX = V <sub>10</sub>	SLR = L	20Mbps	500	575	IIIVV

Product Folder Links: THVD4431

<sup>(2)</sup> Operation is specified for internal (junction) temperatures upto 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver and receiver when the junction temperature reaches 170°C.



# 5.6 Power Dissipation (续)

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
D	RS-232 mode with MODE2, MODE1,	$V_{CC}$ = $V_{IO}$ = 5.5V, R3, R4, R6 bus lines loaded with 3 k $\Omega$ , R3 load cap = 1000 pF, L3 toggling		1 Mbps	320	500	mW
P <sub>D (RS-232)</sub>	MODE0 = 001	$V_{CC}$ = $V_{IO}$ = 5.5V, R3, R4, R6 bus lines loaded with 3 k $\Omega$ , R3 load cap = 2500 pF, L3 toggling	l	250 kbps	185	200	mW

#### **5.7 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V , unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Driver_RS	6-485						
		$R_L$ = 60 $$ Ω , $$ - 7 V $$ $$ $$ $$ $$ $$ $$ $$ $$ $$		1.5	2		V
		R <sub>L</sub> = 60 $\Omega$ , $$ 7 V $$ $$ V $$ V $$ test $$ $$ 12 V, 4.5 V $$ $$ V $$ CC $$ $$ 5.	5 V (See 图 6-1 )	2.1	3		٧
$ V_{OD} $	Driver differential output voltage magnitude	R <sub>L</sub> = 100 Ω (See 🖫 6-2 )		2	2.5		٧
		$R_L$ = 54 $$ Ω , 4.5 $$ V $$ $$ V $$ CC $$ $$ $$ 5.5 $$ V (See $$ $$ $$ 6-2 )		2.1	3.3		٧
		R <sub>L</sub> = 54 Ω (See 图 6-2)		1.5	3.3		V
Δ  V <sub>OD</sub>	Change in magnitude of differential output voltage	$R_L$ = 54 $\Omega$ or 100 $\Omega$ (See $\Xi$ 6-2)		- 50		50	mV
V <sub>OC</sub>	Common-mode output voltage	$R_L$ = 54 $\Omega$ or 100 $\Omega$ (See $\Xi$ 6-2)			V <sub>CC</sub> /2	3	V
Δ V <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage	R <sub>L</sub> = 54 $\Omega$ or 100 $\Omega$ (See $\Xi$ 6-2 )	,			50	mV
I <sub>OS</sub>	Short-circuit output current (bus terminals)	DIR = $V_{IO}$ , -7 V $\leqslant$ ( $V_{R2}$ or $V_{R1}$ ) $\leqslant$ 12 V, or R1 shorter	$R = V_{10}$ , -7 $V \le (V_{R2} \text{ or } V_{R1}) \le 12 \text{ V}$ , or R1 shorted to R2			250	mA
	Driver High impedance output leakage current on	MODE2, MODE1, MODE0 = 011 , TERM_TX = GND GND or 5.5V, $V_0$ = -7V, +12V	-			125	μΑ
l <sub>OZD</sub>	R1 and R2 in Full duplex mode	MODE2, MODE1, MODE0 = 011, TERM_TX = $V_{IO}$ , $U_{O}$ = -7V, +12V	DE2, MODE1, MODE0 = 011, TERM_TX = V <sub>IO</sub> , DIR = GND, V <sub>CC</sub> = 5.5V, = -7V, +12V			350	μA
Receiver_	RS-485					,	
l <sub>l</sub>	Bus input current	Half and full duplex modes, DIR = 0 V, $V_{CC}$ and $V_{IO}$ =	V <sub>I</sub> = 12 V		75	125	μА
'1	(termination disabled)	0 V or 5.5 V	V <sub>I</sub> = -7 V	- 125	- 70		μА
I <sub>RXT</sub>	Receiver bus input leakage current with termination enabled	Full duplex mode, $V_{CC}$ and $V_{IO}$ = 5.5 V, TERM_RX = $V_{IO}$	VI = - 7 to 12 V	-325		325	μА
V <sub>TH+</sub>	Positive-going input threshold voltage <sup>(1)</sup>				- 70	- 40	mV
V <sub>TH-</sub>	Negative-going input threshold voltage <sup>(1)</sup>	Over common-mode range of - 7 V to 12 V		- 200	- 150		mV
V <sub>HYS</sub>	Input hysteresis			25	80		mV
C <sub>A,B</sub>	Input differential capacitance	Measured between R3 and R4, f = 1 MHz			45		pF
V <sub>OH</sub>	Output high voltage, L2 pin	$I_{OH} = -4 \text{ mA}, V_{IO} = 3 \text{ to } 3.6 \text{ V or } 4.5 \text{ V to } 5.5 \text{ V}$		V <sub>IO</sub> - 0.4	V <sub>IO</sub> - 0.2		V
V <sub>OL</sub>	Output low voltage, L2 pin	I <sub>OL</sub> = 4 mA, V <sub>IO</sub> = 3 to 3.6 V or 4.5 V to 5.5 V			0.2	0.4	٧
V <sub>OH</sub>	Output high voltage, L2 pin	I <sub>OH</sub> = -2 mA, V <sub>IO</sub> = 1.65 to 1.95 V or 2.25 V to 2.75 V		V <sub>IO</sub> - 0.4	V <sub>IO</sub> - 0.2		V
$V_{OL}$	Output low voltage, L2 pin	I <sub>OL</sub> = 2 mA, V <sub>IO</sub> = 1.65 to 1.95 V or 2.25 V to 2.75 V			0.2	0.4	V
l <sub>OZ</sub>	Output high-impedance current, L2 pin	$V_O = 0 \text{ V or } V_{IO}$ , DIR = VIO, MODE2, MODE1, MODE mode)	E0= 010 (half duplex	- 2		2	μΑ
Driver_RS	5-232						
V <sub>OH</sub>	High-level output voltage	All DOUT (R3, R4, R6) at R <sub>L</sub> = 3 k $\Omega$ to GND, DIN (L3 3 V to 3.6 V	3, L4, L6) = GND; V <sub>CC</sub> =	5	5.5	7.2	V



# 5.7 Electrical Characteristics (续)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IC}$  = 3.3 V , unless otherwise noted.

	PARAMETER	Т	EST CONDITIONS	3	MIN	TYP	MAX	UNIT
V <sub>OL</sub>	Low-level output voltage	All DOUT (R3, R4, R6) at R <sub>L</sub> = 3 V to 3.6 V	= 3 k $\Omega$ to GND, DII	N (L3, L4, L6) = V <sub>IO</sub> ; V <sub>CC</sub> =	- 7.2	- 5.5	-5	V
V <sub>OH</sub>	High-level output voltage	All DOUT (R3, R4, R6) at R <sub>L</sub> : 4.5 V to 5.5 V	= 3 kΩ to GND, DII	N (L3, L4, L6) = GND; V <sub>CC</sub> =	7.8	9	11	V
V <sub>OL</sub>	Low-level output voltage	All DOUT (R3, R4, R6) at R <sub>L</sub> = 4.5 V to 5.5 V	= 3 k $\Omega$ to GND, DII	N (L3, L4, L6) = V <sub>IO</sub> ; V <sub>CC</sub> =	- 11	- 9	-7.8	V
	Short-circuit output current	V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 0 V			.05	. 00	
l <sub>OS</sub>	(2)	V <sub>CC</sub> = 5.5 V	V <sub>O</sub> = 0 V		1	±35	±60	mA
r <sub>o</sub>	Output resistance on R3, R4, R6	$V_{CC} = 0 \text{ V}, V_{+} = 0 \text{ V}, \text{ and } V_{-} = 0 \text{ V}$	V <sub>O</sub> = ±2 V		300	10M		Ω
I <sub>off</sub>	Output leakage current on	SHDN = GND	V <sub>O</sub> = ±12 V	V <sub>CC</sub> = 3 to 3.6 V			±125	μ <b>А</b>
OII .	R3, R4, R6	-	V <sub>O</sub> = ±10 V	V <sub>CC</sub> = 4.5 to 5.5 V			±125	μА
Receiver_	_RS-232							
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -4 \text{ mA}, V_{IO} = 3 \text{ to } 3.6 \text{ V}$	/ or 4.5 V to 5.5 V		V <sub>IO</sub> - 0.5	V <sub>IO</sub> - 0.2		V
· OH	L1/L2/L5/L7/L8	$I_{OH} = -2 \text{ mA}, V_{IO} = 1.65 \text{ to } 1.$	.95 V or 2.25 V to 2	2.75 V	V <sub>IO</sub> - 0.48	V <sub>IO</sub> - 0.2		V
.,	Low-level output	I <sub>OL</sub> = 4 mA, V <sub>IO</sub> = 3 to 3.6 V o	r 4.5 V to 5.5 V				0.4	V
V <sub>OL</sub>	voltage L1/L2/L5/L7/L8	I <sub>OL</sub> = 2 mA, V <sub>IO</sub> = 1.65 to 1.95	2 mA, V <sub>IO</sub> = 1.65 to 1.95 V or 2.25 V to 2.75 V				0.4	V
	Positive-going input	V <sub>CC</sub> = 3.3 V				1.6	2.4	V
V <sub>IT+</sub>	threshold voltage on RS-232 receiver inputs (R1, R2, R5, R7, R8)	V <sub>CC</sub> = 5 V				1.9	2.4	V
	Negative-going input	V <sub>CC</sub> = 3.3 V			0.6	1.1		٧
V <sub>IT</sub> -	threshold voltage on RS-232 receiver inputs (R1, R2, R5, R7, R8)	V <sub>CC</sub> = 5 V			0.8	1.4		V
V <sub>hys</sub>	Input hysteresis on receiver inputs (V <sub>IT+</sub> - V <sub>IT-</sub> )				0.4	0.5		V
l <sub>off</sub>	Output leakage current on receiver output pins L1/L2/L5/L7/L8	SHDN = 0 V				±0.05	±10	μА
rı	Input resistance on receiver input pins	$-15 \text{ V} \leqslant \text{V}_{\text{I}} \leqslant 15 \text{ V}$			3	5	7	kΩ
Thermal F	Protection					·		
T <sub>SHDN</sub>	Thermal shutdown threshold	Temperature rising			150	170		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis					15		°C
Supply	1	1			1			
UV <sub>VCC</sub>	Rising under-voltage threshold on V <sub>CC</sub>					2.5	2.8	V
UV <sub>VCC</sub>	Falling under-voltage threshold on V <sub>CC</sub>				1.9	2.1		V
UV <sub>VCC(hys</sub>	Hysteresis on under-voltage of V <sub>CC</sub>				100	400		mV
UV <sub>VIO</sub> (rising)	Rising under-voltage threshold on V <sub>IO</sub>					1.5	1.6	V
UV <sub>VIO</sub> (falling)	Falling under-voltage threshold on V <sub>IO</sub>				1.2	1.4		V
UV <sub>VIO(hys)</sub>	Hysteresis on under-voltage of V <sub>IO</sub>				85	100		mV

*提交文档反馈* Copyright © 2024 Texas Instruments Incorporated



# 5.7 Electrical Characteristics (续)

over operating free-air temperature range (unless otherwise noted). All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V , unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		$V_{CC}$ = 4.5 V to 5.5 V, $\overline{SHDN}$ = GND, All other logic inpload on bus, T_A $\leqslant$ 125 $^{\circ}{\rm C}$	out pins floating, no		5	20	μΑ
l	Supply current in shutdown	$V_{CC}$ = 3 V to 3.6 V, $\overline{SHDN}$ = GND, All other logic input on bus, $T_A \leqslant$ 125 $^{\circ}{\rm C}$	t pins floating, no load		3	15	μΑ
ICC_SHDN	mode	$V_{\rm CC}$ = 4.5 V to 5.5 V, SHDN = GND, All other logic input pins floating, no load on bus, T <sub>A</sub> $\leq$ 105 °C			5	15	μΑ
		$V_{CC}$ = 3 V to 3.6 V, $\overline{SHDN}$ = GND, All other logic input on bus, T <sub>A</sub> $\leq$ 105 $^{\circ}{\rm C}$	t pins floating, no load		3	10	μΑ
I <sub>IO_SHDN</sub>	Logic supply current in shutdown mode	V <sub>IO</sub> = 1.65 V to 5.5 V, SHDN = GND, All other logic in	put pins floating			2	μA
	Supply current (quiescent),	Driver and receiver enabled, DIR = V <sub>IO</sub> , MODE2, MODE1, MODE0 = 011 (Full duplex)	No load		1.7	3.4	mA
I <sub>CC_485</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V TERM_RX, TERM_TX= Floating or low, SLR = X	Driver enabled, receiver disabled, DIR = V <sub>IO</sub> , MODE2, MODE1, MODE0 = 010 (Half duplex)	No load		1.3	2.8	mA
	,	Driver disabled, receiver enabled, DIR = GND, MODE2, MODE1, MODE0 = 010 (Half duplex)	No load		0.8	1.5	mA
	Supply current (quiescent),	Driver and receiver enabled, DIR = V <sub>IO</sub> , MODE2, MODE1, MODE0 = 011 (Full duplex)	No load		1.5	2.8	mA
I <sub>CC_485</sub>	V <sub>CC</sub> = 3 V to 3.6 V TERM_RX, TERM_TX=	Driver enabled, receiver disabled, DIR = V <sub>IO</sub> , MODE2, MODE1, MODE0 = 010 (Half duplex)	No load		1	2.3	mA
	Floating or low, SLR = X	Driver disabled, receiver enabled, DIR = GND, MODE2, MODE1, MODE0 = 010 (Half duplex)	No load		0.7	1.3	mA
I <sub>IO_485</sub>	Logic supply current (quiescent), V <sub>IO</sub> = 3 to 3.6 V	Driver disabled, Receiver enabled, SLR = GND, DIR = GND; MODE2, MODE1, MODE0 = 010 (half duplex)	No load		7	17	μΑ
_	TERM_RX, TERM_TX= Floating	Driver disabled, Receiver enabled, SLR = $V_{IO}$ ; DIR = GND; MODE2, MODE1, MODE0 = 010 (half duplex)	No load		8	21	μA
I <sub>CCDT_485</sub>	Supply current in RS-485 driver termination mode	Driver enabled with termination ON; MODE2, MODE1, MODE0 = 011 (full duplex)	DIR= V <sub>IO</sub> , TERM_TX = V <sub>IO</sub>		38	50	mA
I <sub>CCRT_485</sub>	Supply current in RS-485 receiver termination mode	Receiver enabled with termination ON; MODE2, MODE1, MODE0 = 011 (full duplex)	DIR = GND, TERM_RX = V <sub>IO</sub>		1	1.5	mA
I <sub>CC_RS232</sub>	Supply current in RS-232 mode	MODE2, MODE1, MODE0 = 001, $\overline{\text{SHDN}}$ = $V_{\text{IO}}$ ; other logic inputs floating	No load		4	6	mA
I <sub>CC_RS232</sub> _LB	Supply current in RS-232 loopback mode	MODE2 = x, MODE1 = 0, MODE0 = 0; L3 = L4 = L6 = static logic high, -40 $^{\circ}$ C $^{\circ}$ C $^{\circ}$ C $^{\circ}$ A $^{\circ}$ S $^{\circ}$ C	No extra load on RS-232 drivers or on logic output		25	31	mA
I <sub>CC_RS485</sub> _LB	Supply current in RS-485 loopback mode	MODE2 = MODE1 = MODE0 = V <sub>IO</sub> ; L3 = static logic high	No load on bus or logic output		3	4	mA
On-Chip to	ermination resistor_RS-485						
R <sub>TERM_TX</sub>	120 Ω termination across Driver output R1/R2 terminals	MODE2, MODE1, MODE0 = 011 (Full duplex) or 010 GND, TERM_TX = V <sub>IO</sub> , V <sub>R2R1</sub> = 2 V, V <sub>R1</sub> = -7 V, 0 V, 1		102	120	138	Ω
R <sub>TERM_RX</sub>	120 Ω termination across receiver output R3/R4 terminals	MODE2, MODE1, MODE0 = 011 (Full duplex); TERM V, V <sub>R4</sub> = -7 V, 0 V, 10 V; See 图 6-9	_RX = V <sub>IO</sub> , V <sub>R3R4</sub> = 2	102	120	138	Ω
Logic	L	1					
I <sub>IN</sub>	Input current (L3, L4, L6, DIR, SHDN, SLR, TERM_TX, TERM_RX, MODE2, MODE1, MODE0)	$1.65~\textrm{V} \leqslant \textrm{V}_{\textrm{IO}} \leqslant 5.5~\textrm{V}, 0~\textrm{V} \leqslant \textrm{V}_{\textrm{IN}} \leqslant \textrm{V}_{\textrm{IO}}$		-20		5	μA
V <sub>IT+(IN)</sub>	Rising threshold: logic inputs				0.6*V <sub>IO</sub>	0.7*V <sub>IO</sub>	V
V <sub>IT-(IN)</sub>	Falling threshold: logic inputs	1.65 V ≤ V <sub>IO</sub> ≤ 5.5 V		0.3*V <sub>IO</sub>	0.4*V <sub>IO</sub>		V
V <sub>IN(HYS)</sub>	Input threshold: logic inputs			0.1*V <sub>IO</sub>	0.2*V <sub>IO</sub>		V

<sup>(1)</sup> Under any specific conditions,  $V_{TH+}$  is assured to be at least  $V_{HYS}$  higher than  $V_{TH-}$ .

提交文档反馈



(2) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

# 5.8 Switching Characteristics\_RS-485\_500kbps

500-kbps (with SLR =  $V_{IO}$ ) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V ,  $V_{IO}$  = 3.3 V, unless otherwise noted. (1)

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
Driver							
	Differential output rise/fall time		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V	210	300	600	ns
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fail time		V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V	250	300	600	ns
	Propagation delay	$R_L = 54  \Omega$ , $C_L = 50  pF$	V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V		250	450	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	THE PERSON SEAS	See 图 6-3	V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V		250	450	ns
$t_{SK(P)}$	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V		2	15	ns
			V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V		2	15	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	MODE2, MODE1, MODE0 = 010 (half duplex) or 011 (full duplex)			80	150	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	MODE2, MODE1, MODE0 = 011 (full duplex): receiver enabled	- See 图 6-4 and 图 6-5 -		200	650	ns
Receiver						•	
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time				5	10	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF	See 图 6-6		700	1200	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				10	45	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time in half duplex mode				30	80	ns
t <sub>PZH(1)</sub>	Enable time in half duplex mode	MODE2, MODE1, MODE0 = 010, TERM $TX = V_{IO}$	See 图 6-7		60	155	ns
t <sub>PZL(1)</sub>					450	1250	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE2, MODE1, MODE0 = 011	See 图 6-8		7	16	μs

(1) R3, R4 are RX input, R2/R1 are driver output terminals in Full duplex mode

# 5.9 Switching Characteristics\_RS-485\_20Mbps

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V,  $V_{IO}$  = 3.3 V. (1)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
Driver						'	
	Differential output via a Ifall time		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V	5	10	15	ns
t <sub>r</sub> , t <sub>f</sub> Differential output rise/fall time		V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V	5	10	15	ns	
	Propagation delay	$R_L = 54  \Omega$ , $C_L = 50  pF$	V <sub>IO</sub> = 1.65 V to 1.95V	14	25	58	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	See 图 6-3	V <sub>IO</sub> = 3 V to 3.6 V	9	20	46	ns
	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V		1	3.5	ns
t <sub>SK(P)</sub>			V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V		1	3.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	MODE2, MODE1, MODE0 = 010 (half duplex) or 011 (full duplex)	See 图 6-4 and 图 6-5		11	65	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	MODE2, MODE1, MODE0 = 011 (full duplex): receiver enabled	Occ 🖾 O-4 allu 🖾 O-5		8	80	ns
Receiver	-	<u>'</u>					

Product Folder Links: *THVD4431* 

English Data Sheet: SLLSFS1

# 5.9 Switching Characteristics\_RS-485\_20Mbps (续)

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of V<sub>CC</sub> = 5  $V_{10} = 3.3 V_{.}$  (1)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time				5	10	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF	See 图 6-6		40	70	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>					10	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time in half duplex mode				20	80	ns
t <sub>PZH(1)</sub> , t <sub>PZL(1)</sub>	Enable time in half duplex mode (includes driver disable time as per setup)	MODE2, MODE1, MODE0 = 010, TERM_TX = V <sub>IO</sub>	See 图 6-7		50	160	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time from shutdown with TX disabled in full duplex mode	DIR = 0 V; MODE2, MODE1, MODE0 = 011	See 图 6-8		4	15	μs

<sup>(1)</sup> R3, R4 are RX input, R2/R1 are driver output terminals in Full duplex mode.

# 5.10 Switching Characteristics, Driver\_RS232

over recommended ranges of supply voltage and operating free-air temperature(unless otherwise noted)(1)

	PARAMETER	TEST O	CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
250 kbp	)S	<u>'</u>					
	Maximum data rate	$R_L = 3 \text{ k}\Omega$ One DOUT switching	C <sub>L</sub> = 2500 pF See 图 6-16	250	500		kbps
t <sub>PHL</sub> , t <sub>PHL</sub>	Transmitter propagation delay	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	C <sub>L</sub> = 150 pF to 2500 pF See ᠖ 6-16		0.8	2	μs
t <sub>sk(p)</sub>	Transmitter Pulse skew <sup>(3)</sup>		See 🖾 0-10		220	600	ns
CD(+=)	Claurata transition region	$V_{CC} = 3.3 \text{ V} \pm 10\%, 5 \text{ V} \pm 10\%,$		6		30	VIII
SR(tr)	Slew rate, transition region	$R_L$ = 3 kΩ to 7 kΩ, See 🗵 6-17		4		30	V/µs
1 Mbps		<u> </u>					
		$R_L = 3 k\Omega$	C <sub>L</sub> = 250 pF, V <sub>CC</sub> = 3 to 3.6 V	1000			kbps
	Maximum data rate	One DOUT switching,See 图 6-16	C <sub>L</sub> = 1000 pF, V <sub>CC</sub> = 4.5 to 5.5 V	1000			kbps
t <sub>PLH</sub> , t <sub>PHL</sub>	Transmitter propagation delay	$R_L$ = 3k to 7 kΩ, See $\frac{8}{2}$ 6-16	C <sub>L</sub> = 150 pF to 1000 pF		300	800	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(3)</sup>				25	150	ns
эк(р)	Slow rate transition region	R <sub>L</sub> = 3k to 7 k $\Omega$ , V <sub>CC</sub> = 4.5V to 5.5V	C <sub>L</sub> = 150 pF to 1000 pF See 图 6-17	18		150	V/µs
SR(tr)	Slew rate, transition region	$R_L$ = 3k to 7 k $\Omega$ , $V_{CC}$ = 3V to 3.6V		15		150	V/µs

- Test conditions are C1 C4 = 0.1  $\,\mu$  F at V<sub>CC</sub> = 3.3 V + 0.3 V; V<sub>CC</sub> = 5 V ± 0.5 V. All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.
- Pulse skew is defined as |t<sub>PLH</sub> t<sub>PHL</sub>| of each channel of the same device.

# 5.11 Switching Characteristics, Receiver\_RS232

Copyright © 2024 Texas Instruments Incorporated

over recommended ranges of supply voltage and operating free-air temperature (unlessotherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT		
250 kbps								
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C <sub>I</sub> = 150 pF, See 图 6-18		150	550	ns		
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	- 150 pr, 3ee ⊠ 0-16		150	550	ns		
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C₁ = 15 pF, See 图 6-18		130	520	ns		
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	OL = 13 μ1, 366   ΣΙ 0-10		130	520	ns		



# 5.11 Switching Characteristics, Receiver\_RS232 (续)

over recommended ranges of supply voltage and operating free-air temperature (unlessotherwise noted)(1)

	PARAMETER	TEST CONDITIONS	MIN TYP <sup>(2)</sup>	MAX	UNIT
	Disc/fall time (receives buffer output) V = 2 to F.F.V.	C <sub>L</sub> = 150 pF, See 图 6-18	20	50	ns
t <sub>R_232</sub> ,	Rise/fall time (receiver buffer output), V <sub>IO</sub> = 3 to 5.5 V	C <sub>L</sub> = 15 pF, See 图 6-18	5	10	ns
t <sub>F_232</sub>	Rise/fall time (receiver buffer output), V <sub>IO</sub> = 1.65 to	C <sub>L</sub> = 150 pF, See 图 6-18	40	90	ns
	2.75 V	C <sub>L</sub> = 15 pF, See 图 6-18	10	20	ns
t <sub>en</sub>	Output enable time	C - 450 - 5 D - 210 C - 2 M C 40	6	14	us
t <sub>dis</sub>	Output disable time	C <sub>L</sub> = 150 pF, R <sub>L</sub> = 3 k Ω, See 图 6-19	100	200	ns
	Pulse skew <sup>(3)</sup>	C <sub>L</sub> = 150 pF, See 图 6-18	50	135	ns
t <sub>sk(p)</sub>	Pulse skew(e)	C <sub>L</sub> = 15 pF, See 图 6-18	50	135	ns
1 Mbps					
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	C₁ = 150 pF, See 图 6-18	150	550	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	C[ - 130 pi , 3ee 🔄 0-10	150	550	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	0 - 45 - 5 0 - 10 0 40	130	520	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	- C <sub>L</sub> = 15 pF, See 图 6-18	130	520	ns
	Rise/fall time (receiver buffer output), V <sub>IO</sub> = 3 to 5.5 V	C <sub>L</sub> = 150 pF, See 图 6-18	20	50	ns
t <sub>R 232</sub> ,	Rise/fall time (receiver buller output), $v_{IO} = 3$ to 5.5 v	C <sub>L</sub> = 15 pF, See 图 6-18	5	10	ns
t <sub>F_232</sub>	Rise/fall time (receiver buffer output), V <sub>IO</sub> = 1.65 to	C <sub>L</sub> = 150 pF, See 图 6-18	40	90	ns
	2.75 V	C <sub>L</sub> = 15 pF, See 图 6-18	10	20	ns
t <sub>en</sub>	Output enable time	0 450 5 5 0 0 0 5 5 0 40	6	14	us
t <sub>dis</sub>	Output disable time	C <sub>L</sub> = 150 pF, R <sub>L</sub> = 3 k Ω , See 图 6-19	100	200	ns
	Pulse skew <sup>(3)</sup>	C <sub>L</sub> = 150 pF, See 图 6-18	50	125	ns
t <sub>sk(p)</sub>	Pulse skew <sup>(-)</sup>	C <sub>L</sub> = 15 pF, See 图 6-18	50	125	ns

- Test conditions are C1 C4 = 0.1  $\,\mu$  F atV<sub>CC</sub> = 3.3 V  $\pm$  0.3 V; C1 = 0.047  $\,\mu$  F, C2 C4 = 0.33  $\,\mu$  F atV<sub>CC</sub> = 5 V  $\pm$  0.5 V. (1)
- All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C. Pulse skew is defined as  $|t_{PLH}$  - $t_{PHL}|$  of each channel of the same device.

## 5.12 Switching Characteristics\_MODE switching

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of V<sub>CC</sub> = 5 V , V<sub>IO</sub> = 3.3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RDY</sub>	Time from Shutdown to RS-232 ready	MODE2, MODE1, MODE0 = 000 or floating; $\overline{SHDN}$ = GND to $V_{IO}$ ; rest of logic input pins floating, $V_{CC}$ = 4.5 V to 5.5 V Time from 50% of rising SHDN to charge pump V- supply reaching -8 V; See $\boxtimes$ 6-11		0.05	0.1	ms
		MODE2, MODE1, MODE0 = 000 or floating; SHDN = GND to $V_{1O}$ ; rest of logic input pins floating, $V_{CC}$ = 3 V to 3.6 V Time from 50% of rising SHDN to charge pump V- supply reaching -5 V; See $\boxtimes$ 6-11		0.1	0.4	ms
t <sub>R2_R4</sub>	Time to switch from RS-232 3T5R mode to RS-485 Full duplex mode	L3 = Vio, MODE2 = GND, MODE1 from GND to Vio, MODE0 = Vio; SHDN = DIR = V <sub>IC</sub> ; SLR, TERM_TX, TERM_RX= floating; Time from 50% of MODE1 rising edge to R2 reaching 2V; See 图 6-12		0.04	0.1	μs
t <sub>R4_R2</sub>	Time to switch from RS-485 full dupplex mode to RS-232 3T5R mode	L3 = Vio, MODE2 = GND, MODE1 from Vio to GND, MODE0 = Vio; $\overline{SHDN}$ = DIR = V <sub>IO</sub> ; SLR, TERM_TX, TERM_RX= floating; Time from 50% of MODE1 falling edge to R2 reaching 300 mV; See $\boxed{8}$ 6-12		2	2.1	μs
t <sub>LP_RS232</sub>	Time to switch from RS-232 loopback mode to normal RS-232 mode	$\begin{array}{l} \text{MODE2} = \text{MODE1} = \text{GND, MODE0 from GND to V}_{\text{IO}}; \overline{\text{SHDN}} = \\ \text{V}_{\text{IO}}, \text{L3} = \text{GND}; \text{Time from 50\% of MODE0 rising edge to L2} \\ \text{50\% rising edge, -40 } \mathbb{C} \leqslant \text{T}_{\text{A}} \leqslant 85 \ \mathbb{C}; \text{See } \boxed{\$} \text{ 6-13} \\ \end{array}$		2	2.4	μs
t <sub>RS232_LP</sub>	Time to switch from normal RS-232 mode to RS-232 loopback mode	$\begin{array}{l} \text{MODE2} = \text{MODE1} = \text{GND, MODE0 from V}_{\text{IO}} \text{ to GND; } \overline{\text{SHDN}} = \\ \text{V}_{\text{IO}}, \text{L3} = \text{GND; Time from 50\% of MODE0 falling edge to L2} \\ \text{50\% falling edge, -40 } \mathbb{C} \leqslant \text{T}_{\text{A}} \leqslant 85 \ \mathbb{C}; \text{See} \ \boxed{\$} \ \text{6-13} \\ \end{array}$		2	15	μs

Product Folder Links: THVD4431

# 5.12 Switching Characteristics\_MODE switching (续)

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V ,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>LP_RS485</sub>	Time to switch from RS-485 loopback mode to RS-485 full duplex mode	MODE1 = MODE0 = $V_{IO}$ ; MODE2 from $V_{IO}$ to GND; $\overline{SHDN}$ = $V_{IO}$ , SLR, TERM_TX, TERM_RX= floating; L3 = GND, Time from 50% of MODE2 falling edge to 50% of rising L2; See $\[ \]$ 6-14		40	50	μs
t <sub>RS485_LP</sub>	Time to switch from RS-485 full duplex mode to RS-485 loopback mode	MODE1 = MODE0 = $V_{IO}$ ; MODE2 from GND to $V_{IO}$ ; $\overline{SHDN}$ = $V_{IO}$ , SLR, TERM_TX, TERM_RX= floating; L3 = GND, Time from 50% of MODE2 rising edge to 50% of falling L2; See $\boxtimes$ 6-14		1	2	μs
t <sub>FHD_RS485</sub>	Time to switch from RS-485 full duplex to half duplex mode	DIR= $V_{IO}$ , MODE2 = GND, MODE1 = $V_{IO}$ ; MODE0 from $V_{IO}$ to GND; SHDN = $V_{IO}$ , SLR, TERM_TX, TERM_RX= floating; L3= GND, 10k pull down resistor on L2, Time from 50% of MODE0 falling edge to 50% falling edge on L2; See $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $		0.5	1	μs
t <sub>HFD_RS485</sub>	Time to switch from RS-485 half duplex to full duplex mode	DIR= $V_{IO}$ , MODE2 = GND, MODE1 = $V_{IO}$ ; MODE0 from GND to $V_{IO}$ ; SHDN = $V_{IO}$ , SLR, TERM_TX, TERM_RX= floating; L3= GND, 10k pull down resistor on L2, Time from 50% of MODE0 rising edge to 50% rising edge on L2; See $\boxtimes$ 6-15		0.5	1	μs

## 5.13 Switching Characteristics\_RS-485\_Termination resistor

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V ,  $V_{IO}$  = 3.3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DTEN</sub>	Driver terminal Termination resistor turn-on time	MODE2, MODE1, MODE0 = 011; V <sub>IO</sub> = 3 to 3.6 V, DIR = GND, V <sub>R2R1</sub> = 2 V, V <sub>R1</sub> = 0 V; See 图 6-10		1000	2200	ns
t <sub>DTZ</sub>	Driver terminal Termination resistor turn-off time	MODE2, MODE1, MODE0 = 011; V <sub>IO</sub> = 3 to 3.6 V, DIR = GND, V <sub>R2R1</sub> = 2 V, V <sub>R1</sub> = 0 V; See 图 6-10		2000	7200	ns
t <sub>RTEN</sub>	Receiver terminal Termination resistor turn-on time	MODE2, MODE1, MODE0 = 011; V <sub>IO</sub> = 3 to 3.6 V, V <sub>R3R4</sub> = 2 V, V <sub>R4</sub> = 0 V; See   6-10		1000	2200	ns
t <sub>RTZ</sub>	Receiver terminal Termination resistor turn-off time	MODE2, MODE1, MODE0 = 011; V <sub>IO</sub> = 3 to 3.6 V, V <sub>R3R4</sub> = 2 V, V <sub>R4</sub> = 0 V; See  6-10		2000	7200	ns

# 5.14 Switching Characteristics\_Loopback mode

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V ,  $V_{IO}$  = 3.3 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> LB_RS232_ris	Delay from Logic input rising edge to logic output rising edge in	MODE2 = X, MODE1, MODE0 = GND; SLR = GND, Delay from 50% of L3/L4/L6 rising edge to 50% L2/L1/L5, L7, L8 rising edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 3 driver outputs = 3kΩ, -40 $^\circ \!$		410	920	ns
	RS-232 Loopback mode	MODE2 = X, MODE1, MODE0 = GND; SLR = Vio, Delay from 50% of L3/L4/L6 rising edge to 50% L2/L1/L5, L7, L8 rising edge, $\overline{\text{SHDN}}$ = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 3 driver outputs = 3kΩ, -40 $^\circ$ C $\lesssim$ T <sub>A</sub> $\lesssim$ 85 $^\circ$ C		640	640 1100	ns
t <sub>LB RS232 fal</sub>	Delay from Logic input falling edge to logic output falling edge	MODE2 = X, MODE1, MODE0 = GND; SLR = GND, Delay from 50% of L3/L4/L6 falling edge to 50% L2/L1/L5, L7, L8 falling edge, SHDN = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 3 driver outputs = $3k\Omega$ , -40 $^{\circ}$ C $^{\circ}$ E 7 <sub>A</sub> $^{\circ}$ 85 $^{\circ}$ C		570	760	ns
ling	in RS-232 Loopback mode	MODE2 = X, MODE1, MODE0 = GND; SLR = Vio, Delay from 50% of L3/L4/L6 falling edge to 50% L2/L1/L5, L7, L8 falling edge, $\overline{SHDN}$ = Vio, TERM_TX and TERM_RX float, Load capacitance on output buffers = 15 pF, R <sub>L</sub> on all 3 driver outputs = 3kΩ, -40 °C $\leqslant$ T <sub>A</sub> $\leqslant$ 85 °C		600	1460	ns

Product Folder Links: THVD4431

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈




# 5.14 Switching Characteristics\_Loopback mode (续)

Parameters over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V ,  $V_{IO}$  = 3.3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SKEW RS23</sub>	Pulse skew from logic input to logic output in RS232 loopback	t_LB_RS232_rising - t_LB_RS232_falling , SLR = Vio, -40 $^{\circ}\!$		100	860	ns
		t_LB_RS232_rising - t_LB_RS232_falling , SLR = GND, -40 $^{\circ}\!$		70	250	ns
t <sub>LB_RS485_ris</sub>	Delay from Logic input rising edge to logic output rising edge in RS-485 Loopback mode	MODE2 = MODE1 = MODE0 = Vio; SLR = Vio, Delay from 50% of L3 rising edge to 50% L2 rising edge, $\overline{SHDN}$ = Vio, TERM_TX and TERM_RX float, Load cap on L2 = 15 pF, Load on Driver output terminals (R2-R1) = 54 $\Omega$		1060	1770	ns
t <sub>LB_RS485_fal</sub>	Delay from Logic input falling edge to logic output falling edge in RS-485 Loopback mode	MODE2 = MODE1 = MODE0 = Vio; SLR = Vio, Delay from 50% of L3 falling edge to 50% L2 falling edge, SHDN = Vio, TERM_TX and TERM_RX float, Load cap on L2 = 15 pF, Load on Driver output terminals (R2-R1) = 54 $\Omega$		1060	1770	ns
t <sub>SKEW_RS48</sub> 5_LB	Pulse skew from logic input to logic output in RS485 loopback mode	t <sub>LB_RS485_rising</sub> - t <sub>LB_RS485_falling</sub>  , SLR = Vio		5	50	ns


Product Folder Links: *THVD4431*English Data Sheet: SLLSFS1

#### 5.15 Typical Characteristics






## 5.15 Typical Characteristics (continued)



Product Folder Links: THVD4431

English Data Sheet: SLLSFS1


# 5.15 Typical Characteristics (continued)




Product Folder Links: THVD4431




#### **6 Parameter Measurement Information**





# 图 6-1. Measurement of RS-485 Driver Differential Output Voltage With Common-Mode Load







#### 图 6-2. Measurement of RS-485 Driver Differential and Common-Mode Output With RS-485 Load






## 图 6-3. Measurement of RS-485 Driver Differential Output Rise and Fall Times and Propagation Delays





# 图 6-4. Measurement of RS-485 Driver Enable and Disable Times With Active High Output and Pull-Down Load







图 6-5. Measurement of RS-485 Driver Enable and Disable Times With Active Low Output and Pull-up Load

Product Folder Links: THVD4431





#### 图 6-6. Measurement of RS-485 Receiver Output Rise and Fall Times and Propagation Delays




图 6-7. Measurement of RS-485 Receiver Enable and Disable Times in Half Duplex Mode





图 6-8. Measurement of RS-485 Receiver Enable Time from Shutdown with TX Disabled: Full Duplex



图 6-9. Termination Resistor Measurement

Product Folder Links: THVD4431








图 6-10. Termination Resistor Switching Measurement




图 6-11. Time from Shutdown to RS-232 Ready

提交文档反馈






图 6-12. Time to Switch from RS-232 3T5R Mode to RS-485 Full Duplex Mode and Back

Product Folder Links: THVD4431






图 6-13. Time to Switch from RS-232 Loopback to Normal RS-232 3T5R Mode and Back




图 6-14. Time to Switch from RS-485 Loopback Mode to RS-485 Full Duplex Mode and Back

Product Folder Links: THVD4431






图 6-15. Time to Switch from RS-485 Full Duplex to Half Duplex and Back





图 6-16. RS-232 Driver Prop Delay, Pulse Skew

Product Folder Links: THVD4431

提交文档反馈


#### DOUT (R3, R4, R6) RS-232 Output DIN (L3, L4, L6) Generator SHDN $Z_0$ $C_L$ RS-232





- A. CL includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbps and 1 Mbit/s,  $Z_0$  = 50  $\Omega$  , 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns.

#### 图 6-17. RS-232 Driver Slew Rate



- A. CL includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: ZO = 50 W, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns.






图 6-18. RS-232 Receiver Propagation Delay, Pulse Skew



- A. CL includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: Zo =  $50 \Omega$ , 50% duty cycle, tr≤ 10 ns, tf≤ 10 ns.
- $\dot{C}.~t_{\text{PLZ}}$  and  $t_{\text{PHZ}}$  are same as  $t_{\text{DIS}}$
- D.  $t_{\text{PZL}}$  and  $t_{\text{PZH}}$  are same as  $t_{\text{EN}}$



**VOLTAGE WAVEFORMS** 

图 6-19. RS-232 Receiver Enable and Disable Time

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

## 7 Detailed Description

#### 7.1 Overview

THVD4431 is a highly integrated and robust multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layers. The device has three transmitters and five receivers to enable 3T5R RS-232 port. Device also integrates one transmitter and one receiver to enable half and full duplex RS-485 port. MODE selection pins enable shared bus and logic pins for the protocols to share a common single connector.

The device has SLR pin which allows it to be used for two different maximum speed settings for RS-232 and for RS-485. This is beneficial as customers can qualify one device and use it in two separate end-applications. The devices also have flexible I/O supply pin  $V_{IO}$  which enables digital interface voltage range, from 1.65V to 5.5V, different from bus voltage supply 3V to 5.5V.

#### 7.2 Functional Block Diagrams




图 7-1. THVD4431 Block Diagram

#### 7.3 Feature Description

#### 7.3.1 Integrated IEC ESD and EFT Protection

Internal ESD protection circuits protect all the transceiver bus pins (driver and receiver) against electrostatic discharges (ESD) according to IEC 61000-4-2 up to ±8 kV for contact discharge and ±15 kV for air discharge for all operating modes. Bus lines in RS-485 mode can also withstand electrical fast transients (EFT) according to IEC 61000-4-4 for up to ±4 kV.

#### 7.3.2 Protection Features

The THVD4431 bus pins are protected against any DC supply shorts in the range of -16 V to +16 V. In the RS-485 mode, the short circuit current is limited to ±250 mA to comply with the TIA/EIA-485A standard. In RS-232 mode, current limiting of ±60 mA is applicable for scenarios where bus pins can short to ground.

The device also features thermal shutdown protection that disables the driver and the receiver if the junction temperature exceeds the  $T_{SHDN}$  threshold due to excessive power dissipation on-chip.

Supply undervoltage protection is present on both  $V_{CC}$  and  $V_{IO}$  supplies. This maintains the bus output and receiver logic output in known driven state when both the supplies are above their rising undervoltage thresholds. Table below describes the device behavior in various scenarios of supply levels.

表 7-1. Supply Function Table

₹ 1-1. Supply Function Table					
V <sub>CC</sub>	V <sub>IO</sub>	Driver Output	Receiver Output		
> UV <sub>VCC(rising)</sub>	> UV <sub>VIO(rising)</sub>	For RS-485 mode, determined by DIR and L3 inputs. For RS-232 mode, determined by L3, L4, L6 inputs. For shutdown mode, Hi-Z	For RS-485 mode, determined by DIR and (R1-R2) or (R3-R4) inputs. For RS-232 mode, determined by R1, R2, R5, R7, R8 inputs. For shutdown mode, Hi-Z		
< UV <sub>VCC(falling)</sub>	> UV <sub>VIO(rising)</sub>	High impedance	Undetermined		
> UV <sub>VCC(rising)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance		
< UV <sub>VCC(falling)</sub>	< UV <sub>VIO(falling)</sub>	High impedance	High impedance		

#### 7.3.3 RS-485 Receiver Fail-Safe Operation

The RS-485 differential receiver of the THVD4431 is failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a low when  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{TH+}$ ,  $V_{TH-}$ , and  $V_{HYS}$  (the separation between  $V_{TH+}$  and  $V_{TH-}$ ). As shown in the *Receiver Function table*, differential signals more negative than -200 mV always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{TH+}$  threshold, and the receiver output is high. Only when the differential input is more than  $V_{HYS}$  below  $V_{TH+}$  does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value,  $V_{HYS}$ , as well as the value of  $V_{TH+}$ .

#### 7.3.4 Low-Power Shutdown Mode

Driving the SHDN pin low puts the device into the shutdown mode. This is the lowest power mode of the device and current consumption is 10 uA typical. All the blocks get disabled in this mode.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈



#### 7.3.5 On-chip Switchable Termination Resistor

THVD4431 has 2 termination resistors of nominal 120  $\Omega$ , one across R1/R2 and another across R3/R4 in RS-485 mode. Both termination resistors are enabled or disabled using pins as described in 表 7-2. Both the termination resistors can be enabled or disabled independent of the state of driver or receiver. Termination is OFF in RS-232 loopback, RS-232 3T5R, RS-485 loopback, unpowered and thermal shutdown modes.

表	7-2.	On-chip	Termination	Function
---	------	---------	-------------	----------

Signal state	Device mode	Function	Comments	
TERM_TX = V <sub>IO</sub>	Full duplex mode	120 $\Omega$ enabled between R1 and R2	Termination between R1/R2 is	
TERM_TX = GND or floating	Full duplex mode	120 $\Omega$ disabled between R1 and R2	disabled by default	
TERM_RX = V <sub>IO</sub>	Full duplex mode	120 $\Omega$ enabled between R3 and R4	Termination between R3/R4 is	
TERM_RX = GND or floating	Full duplex mode	120 $\Omega$ disabled between R3 and R4	disabled by default	
TERM_RX = X, TERM_TX = V <sub>IO</sub>	Half duplex mode	120 $Ω$ enabled between R1 and R2	In half duplex mode, TERM_RX	
TERM_RX = X, TERM_TX = GND	Half duplex mode	120 $Ω$ disabled between R1 and R2	is don't care and TERM_TX has higher priority	

The on-chip 120  $\Omega$  termination resistor is designed for minimum variation across temperature and across common mode voltage on bus pins. The termination block offers a resistive load to the bus, and does not alter the magnitude or phase of the bus signals from DC to 20Mbps signaling. See the typical characteristic curves for variation of termination resistor with voltage and temperature.

#### 7.3.6 Operational Data Rate

THVD4431 can be used in slow speed or fast speed RS-485 and RS-232 applications by configuring Slew rate control (SLR) pin. 表 7-3 describes slew rate control function.

表 7-3. Slew Rate Control Function

· · · · · · · · · · · · · · · · · · ·					
Signal state	Driver	Receiver	Comment		
SLR = V <sub>IO</sub>	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Maximum speed of operation for RS-485 = 500kbps. Maximum speed of operation in RS-232 mode is 250kbps	Active high slew rate limiting applied on driver output. In this configuration, glitch filter in receiver path for RS-485 is enabled		
SLR = GND or floating	Maximum speed of operation for RS-485= 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Maximum speed of operation for RS-485 = 20Mbps. Maximum speed of operation in RS-232 mode is 1Mbps	Slew rate limiting on driver output disabled.		

For RS-485 half and full duplex modes, receiver path in the slow speed mode (500 kbps) provides additional noise filtering. To attenuate high frequency noise pulses from the bus which can be wrongly interpreted as valid data,  $SLR = V_{IO}$  enables a low pass filter to filter out pulses with frequency higher than typical 700 kHz.

#### 7.3.7 Diagnostic Loopback

THVD4431 provides complete path diagnostic loopback modes for both RS-232 and RS-485. These modes internally short bus outputs to bus inputs. So, if data is toggled from logic input, data reaches bus and is reflected back on logic buffer output. This enables MCU to detect bus side short (due to connector/cable) by comparing logic input and logic output.

In RS-232 loopback mode, L3 reflects on L2/R2/R3; L4 reflects on L1/R4/R1; L6 reflects on L5, L7, L8, R5, R6, R7 and R8 enabling to detect short to ground on all bus pins from R1 through R8. RS-232 loopback mode is optimized for -40°C to 85°C ambient temperature. RS-232 diagnostic loopback can be performed on a node (DUT1) even with another node (DUT2) connected via cable, but listening node (DUT2) is not allowed to transmit anything on the RS232 lines while loopback check by DUT1 is ongoing.

Product Folder Links: THVD4431

In RS-485 loopback mode, internally R2 gets connected to R3 and R1 gets connected to R4. L3 input data is routed to driver output terminals and receiver input terminals and reflects on L2. DIR and TERM\_RX are not supported in this mode. Specific to this mode, external termination on R3/R4 is not supported, but R1/R2 can have internal or external termination. This is able to detect short between R1/R2 and between R3/R4 bus terminals. Recommended maximum data rate for RS-485 diagnostic loopback to detect cable or connector shorts is 500kbps with SLR =  $V_{IO}$ .

#### 7.3.8 Integrated Charge pump for RS-232

THVD4431 has integrated high-efficiency and low-noise charge pump to generate large output voltages for RS-232 signals. Charge pump consists of a voltage doubler and an inverter to regulate the voltage to nominal  $\pm$  5.5 V or to  $\pm$ 9.5 V for 3.3 V or 5-V V<sub>CC</sub> operation respectively. Charge pump needs four external ceramic capacitors (2 flying capacitors and 2 storage capacitors) and allows for single supply operation for RS-232. For a generic description of RS-232 charge pump operation, please refer to the blog: How the RS-232 transceiver's regulated charge-pump circuitry works.

#### 7.4 Device Functional Modes




图 7-2. RS-232 Loopback Mode






图 7-3. RS-232 3T5R Mode




图 7-4. RS485 Half duplex and Full duplex mode

English Data Sheet: SLLSFS1






图 7-5. RS-485 Loopback Mode

#### 7.4.1 RS-485 Functionality

When the driver enable pin, DIR, is logic high, the differential outputs R2 and R1 follow the logic states at data input L3. A logic high at L3 causes R2 to turn high and R1 to turn low. In this case, the differential output voltage defined as  $V_{OD} = V_{R2} - V_{R1}$  is positive. When L3 is low, the output states reverse: R1 turns high, R2 becomes low, and  $V_{OD}$  is negative.

When DIR is low, both outputs turn high-impedance. In this condition, the logic state at L3 is irrelevant. The DIR pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The L3 pin has an internal pull-up resistor to  $V_{IO}$ , thus, when left open while the driver is enabled, output R2 turns high and R1 turns low.

表 7-4 is valid for both half duplex and full duplex modes, and is independent of state of TERM\_TX, TERM\_RX and SLR pins.

INPUT	ENABLE	OUTI	PUTS	FUNCTION	
L3	DIR	R2	R1		
Н	Н	Н	L	Actively drive bus high	
L	Н	L	Н	Actively drive bus low	
×	L	High impedance	High impedance	Driver disabled	
×	OPEN	High impedance	High impedance	Driver disabled by default	
OPEN	Н	Н	L	Actively drive bus high by default	

表 7-4. Driver Function Table

In full duplex mode, if  $\overline{SHDN}$  is high, receiver is always enabled. In half duplex mode, receiver is enabled if DIR = Low/floating and disabled if DIR = V<sub>IO</sub>. When the differential input voltage defined as V<sub>ID</sub> = V<sub>R2</sub> - V<sub>R1</sub> or V<sub>R3</sub> - V<sub>R4</sub> is higher than the positive input threshold, V<sub>TH+</sub>, the receiver output, L2, turns high. When V<sub>ID</sub> is lower than the negative input threshold, V<sub>TH-</sub>, the receiver output, L2, turns low. If V<sub>ID</sub> is between V<sub>TH+</sub> and V<sub>TH-</sub> the output is indeterminate.

Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted to one another (short-circuit), or the bus is not actively driven (idle bus).

In half duplex mode, when DIR is high, the receiver output is high-impedance and the magnitude and polarity of  $V_{\text{ID}}$  are irrelevant.

表 7-5 is valid irrespective of state of TERM\_TX, TERM\_RX and SLR pins. Other logic outputs L1, L5, L7 and L8 remain high in RS-485 mode.

DIFFERENTIAL INPUT	OUTPUT	
$V_{ID} = V_{R2} - V_{R1}$ (Half duplex mode) or $V_{R3} - V_{R4}$ (Full duplex mode)	L2	FUNCTION
V <sub>TH+</sub> < V <sub>ID</sub>	Н	Receive valid bus high
$V_{TH-} < V_{ID} < V_{TH+}$	?	Indeterminate bus state
V <sub>ID</sub> < V <sub>TH-</sub>	L	Receive valid bus low
X	High impedance for DIR = V <sub>IO</sub> in Half duplex mode	Receiver disabled in half duplex mode for DIR = V <sub>IO</sub>
Open-circuit bus	Н	Fail-safe high output
Short-circuit bus	Н	Fail-safe high output
Idle (terminated) bus	Н	Fail-safe high output

表 7-5. Receiver Function Table



#### 7.4.2 RS-232 Functionality

In RS-232 mode, only way to disable driver is to go in shutdown mode by pulling SHDN pin low. A logic high at inputs for driver L3, L4 and L6 causes driver outputs R3, R4 and R6 to be driven low towards negative charge pump output V-. A logic low at inputs for driver L3, L4 and L6 causes driver outputs R3, R4 and R6 to be driven high towards positive charge pump output V+. If logic inputs are left floating due to the pull-up resistors on driver logic inputs, the driver outputs are driven low towards V-.

表 7-6 is valid irrespective of the state of SLR pin.

表 7-6. Drive	r Function	Table
--------------	------------	-------

INPUT	ENABLE	OUTPUTS	FUNCTION	
L3, L4, L6	SHDN	R3, R4, R6	FUNCTION	
Н	Н	Low (driven towards V-)	Normal operation with inverting logic	
L	Н	H (Driven towards V+)	Normal operation with inverting logic	
Х	L	High impedance	TX and RX are disabled in shutdown mode	
Open	Н	Low (driven towards V-)	Since pull-up on logic input pin, output driven low by default	

For the RS-232 receiver, if the receiver bus inputs are above rising threshold  $V_{IT+}$ , corresponding received logic output goes low. Also, if the receiver bus inputs are below falling threshold  $V_{IT-}$ , corresponding received logic output goes high.

表 7-7 is valid irrespective of the state of SLR pin.

表 7-7. Receiver Function Table

RS-232 BUS INPUT	LOGIC OUTPUT	FUNCTION
V <sub>IRx</sub> (voltage on R1, R2, R5, R7 or R8)	L1, L2, L5, L7, L8	FUNCTION
$V_{IT+} < V_{IRx}$	L	Normal operation with inverting logic
$V_{IT-} < V_{IRx} < V_{IT+}$	?	Indeterminate bus state
V <sub>IRx</sub> < V <sub>IT-</sub>	Н	Normal operation with inverting logic
X	High impedance for SHDN = GND	Receiver disabled in shutdown mode
Open-circuit bus	Н	Fail-safe high output

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: *THVD4431* 



#### 7.4.3 Mode Control

RS-232 3T5R to RS-232 loopback mode transition and RS-232 loopback mode to RS-232 3T5R direct mode transition is not allowed. These 2 mode transitions must go through shutdown mode in between. Rest all combination of mode transitions are allowed.

表 7-8. MODE Control Function Table

MODE2	MODE1	MODE0	Operating mode	Function
Х	Logic low	Logic low	RS-232 loopback, charge pump is ON, V+/V- are regulated	L3 reflects on L2/R2/R3; L4 reflects on L1/R4/R1; L6 reflects on L5, L7, L8, R5, R6, R7 and R8
Х	Logic low	Logic high	RS-232 3T5R mode, charge pump is ON, V+/V- are regulated	3T5R mode; L3, L4, L6 are Logic inputs for RS232 driver; L1, L2, L5, L7, L8 are Logic outputs
х	Logic high	Logic low	RS-485 half duplex mode (charge pump is off)	L2 is RX Logic output; L3 is Driver Logic input; R1 R2 are Bus inverting and non-inverting terminals respectively
Logic low or float	Logic high	Logic high	RS-485 full duplex mode (charge pump is off)	R1R2 are inverting and non-inverting driver terminals; R3R4 are non-inverting and inverting receiver terminals.
Logic high	Logic high	Logic high	RS-485 loopback mode (charge pump is off)	R1, R2, R3, R4 continue to be bus terminals and reflect data on L3; DIR is don't care in this mode; TERM_RX not supported. External termination on R3/R4 not supported. R1/R2 can have internal or external termination.

Product Folder Links: THVD4431

提交文档反馈

35

English Data Sheet: SLLSFS1

## 8 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

THVD4431 is a highly integrated multiprotocol transceiver supporting RS-232, RS-422 and RS-485 physical layer and is used for asynchronous data transmissions. MODE pins allow for the configuration of different operating modes. Device allows point-to-point RS-232 communication port and multipoint RS-485 communication port over common connector. The device also features integrated 120  $\Omega$  switchable termination resistor on RS-485 bus lines which enables same device to be used for middle nodes or end nodes in an RS-485 network. When the device is configured in RS-232 mode, RS-485 circuits and 120  $\Omega$  termination are disabled and do not interfere in RS-232 communication. For RS-232 communication, charge pump and 5k  $\Omega$  resistor to ground on receiver bus pins is integrated in the device. This 5k  $\Omega$  resistor and charge pump is automatically disabled in RS-485 mode. Slew rate limiting pin is provided so that same device can be used in slow speed or fast speed RS-485 and RS-232 applications. When ultra low power consumption is needed, device can be put in shutdown mode using  $\overline{\text{SHDN}}$  pin. All these features make the device completely flexible and suitable for various application needs. Integration of termination resistor saves significant PCB area compared to discrete implementation.

#### 8.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, generally allows for higher data rates over longer cable length.




图 8-1. Typical RS-485 Network With Half-Duplex Transceivers

Product Folder Links: THVD4431




图 8-2. Typical RS-485 Network With Full-Duplex Transceivers

THVD4431 can be used in both networks (half and full duplex) and at all nodes (end node or middle nodes) since device has the configurability based on MODE2, MODE1, MODE0 pins and TERM TX, TERM RX pins.

THVD4431 also consists of three line drivers, five line receivers and dual charge pump circuit to enable RS-232 point-to-point serial communication. Full duplex transmission with hardware flow control is feasible with this device. This device provides the electrical interface between an asynchronous communication controller and the serial-port connector.

Product Folder Links: THVD4431

37






图 8-3. RS-232 serial communication

#### 8.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes. RS-232 is more suitable for debug or configuration point to point applications.

### 8.2.1.1 Data Rate and Bus Length for RS-485

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length. Conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

Copyright © 2024 Texas Instruments Incorporated




图 8-4. Cable Length vs Data Rate Characteristic

#### 8.2.1.2 Stub Length for RS-485 Network

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections of varying phase as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in 方程式 1.

$$L_{(STUB)} \leq 0.1 \times t_r \times v \times c \tag{1}$$

#### where

- t<sub>r</sub> is the 10/90 rise time of the driver
- c is the speed of light  $(3 \times 10^8 \text{ m/s})$
- v is the signal velocity of the cable or trace as a factor of c

#### 8.2.1.3 Bus Loading for RS-485 Network

The RS-485 standard specifies that a compliant driver must be able to drive 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the THVD4431 in RS-485 half and full duplex mode consists of 1/8 UL transceivers which represents load resistance of approximately 96 kohm, connecting up to 256 receivers to the bus is possible for a limited common mode range of - 7 V to 12 V.

#### 8.2.2 Detailed Design Procedure







图 8-5. Typical application diagram for THVD4431

All  $V_{CC}$  power pins should have 1  $\,\mu$  F decoupling capacitor close to the respective device pins. RS-232 charge pump is designed such that 100 nF charge pump capacitors work for both 3.3 V and 5 V operating  $V_{CC}$  supply.




#### 8.2.3 Application Curves





#### 8.2.3 Application Curves (continued)



## 8.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply should be decoupled with a ceramic capacitor located as close to the supply pins as possible. Recommended bypass capacitor for  $V_{CC}$  is 1  $\mu$  F, for  $V_{IO}$  is 100 nF, for V+, V- charge pump voltage supplies is 100 nF. Besides this, two charge pump flying capacitors of 100 nF each are needed between C1+, C1- terminals and between C2+, C2- terminals. For  $V_{CC}$  = 3.3V ±10%, V+ and V- voltages are regulated to +5.5V and -5.5V typically. If an application needs larger RS-232 output voltages,  $V_{CC}$  = 5V ± 10% is recommended because V+ and V- are regulated to ±9.5V.



#### 8.4 Layout

#### 8.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices to protect against surge transients that may occur in industrial environments. THVD4431 has integrated IEC ESD and EFT protection. So if the application does not need IEC Surge protection, external transient protection may not be needed. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), highfrequency layout techniques should be applied during PCB design.

- 1. Place the external protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- Use V<sub>CC</sub> and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply decoupling capacitors and charge pump capacitors as close as possible to the respective device pins such as V<sub>CC</sub>, V<sub>IO</sub>, V+, V-, C1+ to C1-, C2+ to C2- pins of transceiver.
- 5. Use at least two vias for V<sub>CC</sub> and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Optionally, use 1-k  $\Omega$  to 10-k  $\Omega$  pull-up and pull-down resistors for control lines to limit noise currents in these lines during transient events.

Product Folder Links: THVD4431

43

提交文档反馈



## 8.4.2 Layout Example




图 8-14. Layout Example



## 9 Device and Documentation Support

## 9.1 Device Support

## 9.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此 类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的使用条款。

#### 9.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

#### 9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

### 10 Revision History

Copyright © 2024 Texas Instruments Incorporated

# Changes from Revision A (November 2023) to Revision B (April 2024)

# Changes from Revision \* (August 2023) to Revision A (November 2023)

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

English Data Sheet: SLLSFS1

www.ti.com 8-Nov-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
THVD4431RHAR	Active	Production	VQFN (RHA)   40	4000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	THVD 4431
THVD4431RHAR.A	Active	Production	VQFN (RHA)   40	4000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	THVD 4431

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD4431RHAR	VQFN	RHA	40	4000	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Sep-2024




#### \*All dimensions are nominal


	Device Package Ty		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	THVD4431RHAR	VQFN	RHA	40	4000	367.0	367.0	35.0

6 x 6, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



	REVISIONS									
REV					ECR	DATE	ENGINEER / DRA			
Α	RELEASE NEW DRAWING				2201054	09/01/2022	S. KUMMERL / K. S	INCER	зох	
		T so	CALE SIZ	žE <b>I</b>				REV	PAGE	
			A	۱		42290	01	A	5 of 5	

## 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,您将全额赔偿,TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品,否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025, 德州仪器 (TI) 公司

最后更新日期: 2025 年 10 月