







**THVD1454** 

ZHCSQ45A - JANUARY 2023 -

# THVD1454 具有集成

# 120Ω 可切换终端和压摆率控制功能的 3V 至 5.5V 半双工 RS-485 收发器

# 1 特性

- 符合或超出 TIA/EIA-485A 标准要求
- 3V 至 5.5V 电源电压
- 差分输出超过 2.1V, 在 5V 电源下与 PROFIBUS 兼容
- 半双工 RS-422/RS-485
- 总线引脚之间的引脚控制片上 120Ω 端接电阻
- 最大数据速率可配置
  - SLR = 高: 500kbps
  - SLR = 低电平或悬空: 20Mbps
- 总线 I/O 保护
  - ±16kV HBM ESD
  - ±8kV IEC 61000-4-2 接触放电
  - ±15kV IEC 61000-4-2 空气间隙放电
  - ±4kV IEC 61000-4-4 快速瞬变脉冲
  - ±16V 总线故障保护(总线引脚上的绝对最大电
- 工业级工作温度范围:
  - -40°C 至 125°C
- 低功耗
  - 关断电源电流 < 5µA
  - 运行期间静态电流 < 3mA</li>
- 适用于热插拔功能的无干扰上电/断电
- 开路、短路和空闲总线失效防护
- 1/8 单位负载(多达 256 个总线节点)
- 节省空间的小型高效散热型 10 引脚 VSON 封装 (3mm x 3mm)

#### 2 应用

- 工厂自动化与控制
- 楼宇自动化
- 电机驱动
- 电力输送
- 工业运输
- HVAC 系统
- 智能电表

# 3 说明

THVD1454 是一款适用于工业应用的灵活半双工 RS-485 收发器。该器件具有片上 120 Ω 端接电阻器和 驱动器输出压摆率控制等功能。这两个特性均由引脚控 制。这使得该器件可以在任何网络中的任何节点位置 (末端节点或中间节点)使用,无论是慢速还是快速。 终端设备设计人员现在可以设计通用印刷电路板 (PCB),并使用软件配置 PCB 来满足各种应用需求。 这可以为客户节省设计和鉴定时间。


这些总线引脚可耐受高级别的 IEC 接触放电 ESD 事 件,因此无需使用其他系统级保护元件。这些器件由 3V 至 5.5V 单电源供电。总线引脚具备宽共模电压范 围和低输入泄漏,从而使这些器件适用于长线缆上的多 点应用。

THVD1454 采用节省空间的高效散热型 10 引脚 VSON 封装 (3mm x 3mm)。该器件的额定温度范围为 -40℃ 至 125°C。

#### 封装信息

	~ 4 · F 4   M · C ·		
器件型号	中型号 對装 <sup>(1)</sup> 對装尺寸 <sup>(2)</sup>		
THVD1454	VSON (10)	3mm x 3mm	

- 如需完整的器件型号,请参阅数据表末尾的可订购产品附录。
- (2)封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



简化版应用



# **Table of Contents**

8.1 Overview	14
8.2 Functional Block Diagrams	14
8.3 Feature Description	14
8.4 Device Functional Modes	14
9.1 Application Information	17
9.4 Layout	23
10 Device and Documentation Support	<mark>2</mark> 4
10.2 接收文档更新通知	<mark>2</mark> 4
10.3 支持资源	<mark>2</mark> 4
10.4 Trademarks	<mark>2</mark> 4
10.5 静电放电警告	24
10.6 术语表	24
	24
	8.1 Overview

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

CI	nanges from Rev	ision * (Jan	uary 2023)	to Revision A (July 2023)	Page
•	将数据表状态从	"预告信息"	更改为 <i>量产</i>	数据	

Product Folder Links: THVD1454



# **5 Pin Configuration and Functions**




图 5-1. VSON (DRC) Package, 10-Pins (Top View)

表 5-1. Pin Functions

F	PIN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
R	1	Digital output	Logic output RS-485 data
RE	2	Digital input	Receiver enable/disable. Internal pull-up. Receiver disabled by default
DE	3	Digital input	Driver enable/disable. Internal pull-down. Driver disabled by default
D	4	Digital input	Logic input RS485 data. Internal pull-up. Drives the bus high by default if driver is enabled
TERM	5	Digital input	120 $\Omega$ on-chip termination control for A/B pins. Internal pull-down. Termination across A/B is disabled by default
GND	6	GND	Ground
SLR	7	Digital input	Slew rate control. Internal pull-down, default 20 Mbps operation. Logic high SLR enables slow speed (500 kbps)
Α	8	Bus input/output	RS-485 bus pin. This pin is non-inverting driver output or non-inverting receiver input
В	9	Bus input/output	RS-485 bus pin. This pin is inverting driver output or inverting receiver input
V <sub>CC</sub>	10	Power	3 V to 5.5 V supply
Thermal Pad			Connect to GND for optimal thermal and electrical performance



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
Supply voltage	Vcc	- 0.5	7	V
Bus voltage	Voltage at any bus pin (A or B) with respect to GND	- 16	16	V
Differential bus voltage	(A-B) or (B-A) with termination enabled	-6	6	V
Input voltage	Range at any logic pin (D, DE, SLR, TERM, or RE)	- 0.3	5.7	V
Receiver output current	Io	- 24	24	mA
Storage temperature	T <sub>stg</sub>	- 65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

### 6.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/	Bus terminals (A, B) and GND	±16,000	V	
	Electrostatic discharge	JEDEC JS-001 <sup>(1)</sup>	All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC specifi	±1,500	V	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 ESD Ratings [IEC]

				VALUE	UNIT
V	(ESD) Electrostatic discharge, on chip termination ON or OFF	Contact discharge, per IEC 61000-4-2	Bus terminals and GND	±8,000	V
V <sub>(ESD)</sub>		Air-gap discharge, per IEC 61000-4-2	Bus terminals and GND	±15,000	v
$V_{(EFT)}$	Electrical fast transient	Per IEC 61000-4-4	Bus terminals	±4,000	V

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# **6.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3		5.5	V
VI	Input voltage at any bus tern	Input voltage at any bus terminal (separately or common mode) <sup>(1)</sup>			12	V
V <sub>IH</sub>	High-level input voltage (D, I	High-level input voltage (D, DE, RE, TERM, SLR inputs)			5.5	V
V <sub>IL</sub>	Low-level input voltage (D, D	DE, RE, TERM, SLR inputs)	0		0.8	V
Io	Output current, driver	- 60	'	60	mA	
I <sub>OR</sub>	Output current, receiver		- 8		8	mA
R <sub>L</sub>	Differential load resistance		54	60		Ω
1/t <sub>UI</sub>	Signaling rate	SLR = V <sub>IO</sub>			500	kbps
1/10	Signaling rate	SLR = GND or floating			20	Mbps
T <sub>A</sub> (2)	Operating ambient temperature		-40		125	°C
T <sub>J</sub> <sup>(2)</sup>	Junction temperature		-40		150	°C

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

#### **6.5 Thermal Information**

		THVD1454	
	THERMAL METRIC <sup>(1)</sup>	DRC (VSON)	UNIT
		10 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	48.6	°C/W
R <sub>fl</sub> JC(top)	Junction-to-case (top) thermal resistance	54	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	21.9	°C/W
ψJT	Junction-to-top characterization parameter	1.1	°C/W
ψ ЈВ	Junction-to-board characterization parameter	21.9	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	6.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermalmetrics, see the Semiconductor and ICPackage Thermal Metrics application report.

# 6.6 Power Dissipation

PARAMETER		TEST CONDITIONS			Typical	Max	UNIT
		Unterminated, TERM = L	SLR = H	500 kbps	185	210	mW
D.	Driver and receiver enabled, $V_{CC} = 5.5 \text{ V}$ , $T_A = 125 ^{\circ}\text{C}$ ,		SLR = L	20Mbps	310	340	IIIVV
P <sub>D</sub>	D = square wave  50%  duty	TERM = H, With 120 Ω load between	SLR = H	500 kbps	316	360	mW
		A/B inputs	SLR = L	20Mbps	396	430	IIIVV

English Data Sheet: SLLSFQ5

<sup>(2)</sup> Operation is specified for internal (junction) temperatures upto 150°C. Self-heating due to internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches typical 170°C.



# **6.7 Electrical Characteristics**

over operating free-air temperature range (unless otherwise noted). All typical values are at  $25^{\circ}$ C and supply voltage of  $V_{CC}$  = 5 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	3		MIN	TYP	MAX	UNIT
Driver								
		$R_L$ = 60 Ω, $-7 \text{ V} \leqslant V_{test} \leqslant 12 \text{ V (See 🔀 7-1)}$			1.5	3.3		V
		$ m R_L$ = 60 $\Omega_{\cdot}$ - 7 V $\leqslant$ V $_{test} \leqslant$ 12 V, 4.5 V $\leqslant$ V $_{CC}$	= 60 $\Omega_{\cdot}$ - 7 V $\leqslant$ V <sub>test</sub> $\leqslant$ 12 V, 4.5 V $\leqslant$ V <sub>CC</sub> $\leqslant$ 5.5 V (See $\boxtimes$ 7-1 )		2.1	3.3		V
$ V_{OD} $	Driver differential output voltage magnitude	R <sub>L</sub> = 100 Ω (See 图 7-2)				4		V
	3 3	$R_L$ = 54 Ω, 4.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V (See $\stackrel{\boxtimes}{\sim}$ 7-2)			2.1	3.3		V
		R <sub>L</sub> = 54 Ω (See 图 7-2)			1.5	3.3		V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	$R_L$ = 54 $\Omega$ or 100 $\Omega$ (See $\boxtimes$ 7-2)			- 50		50	mV
V <sub>OC</sub>	Common-mode output voltage	$R_L$ = 54 $\Omega$ or 100 $\Omega$ (See $\Xi$ 7-2)				V <sub>CC</sub> /2	3	٧
Δ V <sub>OC(SS)</sub>	Change in steady-state common-mode output voltage	R <sub>L</sub> = 54 $\Omega$ or 100 $\Omega$ (See $$ ₹ 7-2 )			- 50		50	mV
Ios	Short-circuit output current	DE = $V_{IO}$ , -7 V $\leq$ ( $V_A$ or $V_B$ ) $\leq$ 12 V, or A shorte	ed to B		- 250		250	mA
Receiver								
I.	Bus input current	DE = 0 V, V <sub>CC</sub> = 0 V or 5.5 V	V	′ <sub>I</sub> = 12 V		85	110	μ <b>A</b>
l <sub>l</sub>	(termination disabled)	DE - 0 V, V <sub>CC</sub> - 0 V 0 3.3 V	V	′ <sub>I</sub> = -7 V	- 100	- 70		μ <b>A</b>
I <sub>RXT</sub>	Receiver bus input leakage current with termination enabled	DE = 0 V, V <sub>CC</sub> = 5.5 V, TERM = V <sub>CC</sub>	V	' <sub>I</sub> = - 7 to 12 V	-300		300	μ <b>А</b>
V <sub>TH+</sub>	Positive-going input threshold voltage <sup>(1)</sup>					- 85	- 45	mV
V <sub>TH-</sub>	Negative-going input threshold voltage <sup>(1)</sup>	Over common-mode range of - 7 V to 12 V			- 200	- 150		mV
V <sub>HYS</sub>	Input hysteresis				30	50		mV
$C_{A,B}$	Input differential capacitance	Measured between A and B, f = 1 MHz				20		pF
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -8 mA			V <sub>CC</sub> - 0.4	V <sub>CC</sub> - 0.2		V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 8 mA				0.2	0.4	V
I <sub>OZ</sub>	Output high-impedance current, R pin	V <sub>O</sub> = 0 V or V <sub>CC</sub> , RE = V <sub>CC</sub>			- 2		2	μA
Logic								
I <sub>IN</sub>	Input current (D, RE, DE , SLR, TERM)	$3~\text{V} \leqslant \text{V}_{\text{CC}} \leqslant 5.5~\text{V}, 0~\text{V} \leqslant \text{V}_{\text{IN}} \leqslant \text{V}_{\text{CC}}$			-5		5	μΑ
Thermal P	Protection							
T <sub>SHDN</sub>	Thermal shutdown threshold	Temperature rising			150	170		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis					15		°C
Supply	1				-			
UV <sub>VCC</sub>	Rising under-voltage threshold on V <sub>CC</sub>					2.5	2.7	٧
UV <sub>VCC</sub>	Falling under-voltage threshold on V <sub>CC</sub>				2	2.1		V
UV <sub>VCC(hys</sub>	Hysteresis on under-voltage of V <sub>CC</sub>					400		mV

Product Folder Links: THVD1454

# **6.7 Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted). All typical values are at  $25^{\circ}$ C and supply voltage of  $V_{CC}$  = 5 V, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		Driver and receiver enabled	RE = 0 V, DE = V <sub>CC</sub> , No load		1.5	3	mA
	Supply current (quiescent),	Driver enabled, receiver disabled	$\overline{RE} = V_{CC}$ , $DE = V_{CC}$ , No load		1.3	2.5	mA
lcc lcc	V <sub>CC</sub> = 4.5 V to 5.5 V, TERM = Floating or low, SLR = X	Driver disabled, receiver enabled	RE = 0 V, DE = 0 V, No load		0.8	1.2	mA
		Driver and receiver disabled	RE = V <sub>CC</sub> , DE = 0 V, D = open, No load		0.2	8	μA
	Supply current (quiescent), V <sub>CC</sub> = 3 V to 3.6 V, TERM = Floating or low, SLR = X	Driver and receiver enabled	RE = 0 V, DE = V <sub>CC</sub> , No load		1.4	2	mA
		Driver enabled, receiver disabled	$\overline{RE} = V_{CC}$ , $DE = V_{CC}$ , No load		1	1.5	mA
ICC		Driver disabled, receiver enabled	RE = 0 V, DE = 0 V, No load		0.7	1	mA
Icc		Driver and receiver disabled	RE = V <sub>CC</sub> , DE = 0 V, D = open, No load		0.2	8	μA
I <sub>CCDT</sub>	Supply current in driver termination mode	Driver enabled, receiver disabled with termination ON	$\overline{RE} = V_{CC}$ , $DE = V_{IO}$ , $TERM = V_{CC}$		39	48	mA
I <sub>CCRT</sub>	Supply current in receiver termination mode	Receiver enabled and driver disabled, with termination ON	RE = GND, DE = 0 V, TERM = V <sub>CC</sub>		1	1.3	mA
I <sub>CCT</sub>	Supply current in device disabled, termination enabled mode	Driver and Receiver disabled, termination ON	$\overline{RE} = V_{CC}$ , $DE = 0 V$ , $TERM = V_{CC}$		200	350	μΑ
On-Chip	termination resistor					'	
R <sub>TERM</sub>	120 Ω termination across receiver output A/B terminals	DE = GND, TERM = $V_{CC}$ , $V_{AB}$ = 2 V, $V_{B}$ = -7 V, 0 V, See $\boxed{8}$ 7-9	10 V	102	120	138	Ω

<sup>(1)</sup>  $V_{TH+}$  is specified to be at least  $V_{HYS}$  higher than  $V_{TH-}$ .



# 6.8 Switching Characteristics\_500 kbps

500-kbps (with SLR =  $V_{CC}$ ) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5 V, unless otherwise noted. (1)

PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Driver							
	Differential output via a fall time		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V	200	250	600	ns
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fall time		V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V	220	270	600	ns
	Dranagation dalay	$R_L = 54  \Omega$ , $C_L = 50  pF$	V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V		260	500	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	See 图 7-3	V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V		260	450	ns
	Dulce also the text		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3V		2	15	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>		V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V		2	15	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	RE = X			80	200	ns
	Facility discourse	RE = 0 V	See 图 7-4 and 图 7-5	200		650	ns
$t_{PZH}, t_{PZL}$	Enable time	RE = V <sub>CC</sub>			6	11	μs
Receiver							
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time				5	20	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF	See 图 7-6		620	1200	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>				10	40	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	DE = X			20	60	ns
t <sub>PZH(1)</sub>	Enable time	DE = V <sub>CC</sub>	See 图 7-7		80	155	ns
t <sub>PZL(1)</sub>	Enable time	DE = V <sub>CC</sub>			650	1250	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time	DE = 0 V	See 图 7-8		7	12	μS

(1) A, B are RX input, Y/Z are driver output terminals in Full duplex mode

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

# 6.9 Switching Characteristics\_20 Mbps

20-Mbps (SLR = GND) over recommended operating conditions. All typical values are at 25°C and supply voltage of  $V_{CC}$  = 5  $V_{CC}$  (1)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
Driver							
	Differential output rise/fall time		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V	5	9	15	ns
t <sub>r</sub> , t <sub>f</sub>	Differential output rise/fail time		V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V	4.5	8	15	ns
	Dranagation dalay	$R_L = 54  \Omega$ , $C_L = 50  pF$	V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V	14	22	50	ns
$t_{\text{PHL}}, t_{\text{PLH}} \qquad \text{Propagation delay}$ $t_{\text{SK(P)}} \qquad \text{Pulse skew, }  t_{\text{PHL}} - t_{\text{PLH}} $	Propagation delay	See 图 7-3	V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V	9	20	40	ns
	Dula aliani la		V <sub>CC</sub> = 3 to 3.6 V, Typical at 3.3 V		1	3.5	ns
	Pulse skew,  tpHL - tpLH		V <sub>CC</sub> = 4.5 to 5.5 V, Typical at 5 V		1	3.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	RE = X			25	50	ns
	For abla time	RE = 0 V	See 图 7-4 and 图 7-5		30	70	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Enable time	RE = V <sub>CC</sub>			6	11	μs
Receiver							
t <sub>r</sub> , t <sub>f</sub>	Output rise/fall time				5	10	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation delay	C <sub>L</sub> = 15 pF	See 图 7-6		30	72	ns
t <sub>SK(P)</sub>	Pulse skew,  t <sub>PHL</sub> - t <sub>PLH</sub>					6	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Disable time	DE = X			20	58	ns
t <sub>PZH(1)</sub> , t <sub>PZL(1)</sub>	Enable time	DE = V <sub>CC</sub>	See 图 7-7		80	155	ns
t <sub>PZH(2)</sub> , t <sub>PZL(2)</sub>	Enable time	DE = 0 V	See 图 7-8		6	11	μs

<sup>(1)</sup> A, B are RX input, Y/Z are driver output terminals in Full duplex mode.


# **6.10 Switching Characteristics\_Termination resistor**

Parameters over recommended operating conditions. All typical values are at  $25^{\circ}$ C and supply voltage of  $V_{CC}$  = 5 V , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>TEN</sub>	Termination resistor turn-on time	RE = V <sub>CC</sub> , V <sub>AB</sub> = 2 V, V <sub>B</sub> = 0 V; See 图 7-9		1.5	12	μs
t <sub>TZ</sub>	Termination resistor turn-off time	RE = V <sub>CC</sub> , V <sub>AB</sub> = 2 V, V <sub>B</sub> = 0 V; See 图 7-9		4.6	7.2	μs




# **6.11 Typical Characteristics**



English Data Sheet: SLLSFQ5




# **6.11 Typical Characteristics (continued)**







#### 7 Parameter Measurement Information





#### 图 7-1. Measurement of Driver Differential Output Voltage With Common-Mode Load







# 图 7-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load






#### 图 7-3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays





#### 图 7-4. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load








图 7-5. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load


Submit Document Feedback









# 图 7-6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays





#### 图 7-7. Measurement of Receiver Enable/Disable Times With Driver Enabled







图 7-8. Measurement of Receiver Enable Times With Driver Disabled







图 7-9. Measurement of enable and disable times of bus terminal termination resistor

# 8 Detailed Description

#### 8.1 Overview

The THVD1454 is a flexible half duplex RS-485 transceiver. The device has slew rate control pin SLR which can be used to set the device in maximum 20 Mbps mode or slew rate limited 500 kbps mode. THVD1454 also has on-chip 120  $\Omega$  termination resistor across bus terminals A/B which is controlled using TERM pin.

#### 8.2 Functional Block Diagrams



#### 8.3 Feature Description

The THVD1454 operates from 3 V to 5.5 V bus supply. Internal ESD protection circuits on bus pins protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±8 kV (Contact Discharge), ±15 kV (Air Gap Discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ±4 kV.

#### 8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this condition, the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition, the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground; thus, when left open, the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	OUTI	PUTS	FUNCTION
D	DE	Α	В	FUNCTION
Н	Н	Н	L	Actively drive bus high
L	Н	L	Н	Actively drive bus low
X	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus high by default

表 8-1. Driver Function Table

When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{TH+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{TH-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{TH+}$  and  $V_{TH-}$  the output is indeterminate.

www.ti.com.cn

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go fail safe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

**OUTPUT DIFFERENTIAL INPUT ENABLE FUNCTION** RE R  $V_{ID} = V_A - V_B$  $V_{TH+} < V_{ID}$ Н Receive valid bus high  $V_{TH-} < V_{ID} < V_{TH+}$ ? L Indeterminate bus state  $V_{ID} < V_{TH-}$ L L Receive valid bus low Н Ζ Χ Receiver disabled Х OPEN Ζ Receiver disabled by default Open-circuit bus L Н Fail-safe high output L Н Short-circuit bus Fail-safe high output Н Idle (terminated) bus L Fail-safe high output

表 8-2. Receiver Function Table


# 8.4.1 On-Chip Switchable Termination

THVD1454 has integrated termination resistor of nominal 120  $\,\Omega$  across A/B bus terminals. Termination resistor is enabled or disabled using the TERM pin described in  $\, \frac{1}{8} \, 8 - 3 \, .$ 

表 8-3. On-chip termination function table

Signal state	Function	Comments
TERM = V <sub>CC</sub>	120 $$ Ω enabled between A and B	
TERM = GND or floating	120 $$ Ω disabled between A and B	Termination is disabled by default

On-chip 120  $\Omega$  termination resistor variation with temperature and across common mode voltage is shown in  $\boxtimes$  8-1 and  $\boxtimes$  8-2.







图 8-2. Termination Resistor vs Bus Common Mode voltage

THVD1454 on-chip termination resistor has been designed so the termination block offers a resistive load to the bus, and does not alter the magnitude or phase of the bus signals from DC to 20Mbps signaling. See 🖺 8-3 and 🖺 8-4 with the bus voltage swept from -6 V to +6 V. Current into the bus changes linearly in both conditions of termination ON or OFF.





#### 8.4.2 Operational Data rate

Signal state

SLR = V<sub>CC</sub>

SLR = GND or floating

THVD1454 can be used in slow speed or fast speed RS-485 networks by configuring Slew rate control (SLR) pin. 表 8-4 describes slew rate control function.

Driver Receiver Comment

Maximum speed of operation = 500kbps Maximum speed of operation = 500kbps Active high slew rate limiting applied on driver output and glitch filter in receiver path enabled

Maximum speed of operation

#### 表 8-4. Slew rate control function table

Receiver path in the slow speed mode (500kbps) provides additional noise filtering. To attenuate noise frequency noise pulses from the bus which can be wrongly interpreted as valid data,  $SLR = V_{CC}$  enables a low pass filter to filter out pulses with frequency higher than typical 800 kHz.

= 20Mbps

Maximum speed of operation

= 20 Mbps

#### 8.4.3 Protection Features

THVD1454 has in-built protection features such as supply undervoltage, bus short circuit and thermal shutdown.

Supply undervoltage protection is present on  $V_{CC}$  supply. This maintains the bus output and receiver logic output in known driven state when the supply is above the rising undervoltage threshold.  $\frac{1}{8}$  8-5 describes the device behavior in various scenarios of supply levels.

表 8-5. Supply Function Table

V <sub>cc</sub>	Driver Output	Receiver Output	Termination across bus pins AB
> UV <sub>VCC(rising)</sub>	Determined by DE and D inputs	Determined by RE and A-B	Determined by TERM pin
< UV <sub>VCC(falling)</sub>	, ,		OFF

Bus terminals are protected against high voltage short circuit events up to  $\pm$  16 V. Additionally, bus short circuit current is limited to 250 mA. In events like bus contention when multiple drivers are driving the bus simultaneously, the current through the bus terminals is internally limited. If the power dissipation makes the junction temperature cross 150°C, thermal shutdown is activated which disables the driver and receiver and reduces the on-chip power dissipation. The device is enabled once the junction temperature falls by the thermal shutdown hysteresis as specified in electrical parameter section of the data sheet.

English Data Sheet: SLLSFQ5

Slew rate limiting on driver output disabled

and glitch filter in receiver path disabled



# 9 Application Information Disclaimer

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 9.1 Application Information

The THVD1454 is a flexible RS-485 transceiver used for asynchronous data transmissions. The driver and receiver enable pins, slew rate control, and termination control pins allow the device to be applicable for various point-to-point, multipoint or multidrop network configurations.

# 9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length. 29-1 shows two end nodes terminated, while remaining nodes unterminated. THVD1454 can be designed in all node designs. TERM pin allows configuring the nodes for end nodes and middle nodes in the network.




图 9-1. Typical Half Duplex RS-485 Network With all Nodes Using THVD1454

#### 9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### 9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5% or 10%.



#### 9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in 方程式 1.

$$L_{(STUB)} \leq 0.1 \times t_r \times v \times c \tag{1}$$

#### where:

- t<sub>r</sub> is the 10/90 rise time of the driver
- c is the speed of light (3 × 10<sup>8</sup> m/s)
- *v* is the signal velocity of the cable or trace as a factor of *c*

THVD1454 can be used in both slow speed and high speed networks with SLR pin configurability. Slew rate limiting makes the driver output rise or fall time slower so that stub lengths can be increased.

#### 9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the THVD1454 consists of 1/8 UL transceivers, connecting up to 256 transceivers to the bus is possible.

#### 9.2.1.4 Receiver Failsafe

The differential receiver of the THVD1454 is failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- · Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input  $V_{ID}$  is more positive than 200 mV, and must output a low when  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{TH+}$ ,  $V_{TH-}$ , and  $V_{HYS}$  (the separation between  $V_{TH+}$  and  $V_{TH-}$ ). As shown in the  $\frac{1}{8}$  8-2, differential signals more negative than -200 mV always causes a low receiver output, and differential signals more positive than 200 mV always causes a high receiver output.

When the differential input signal is close to zero, it is still above the  $V_{TH+}$  threshold, and the receiver output is high. Only when the differential input is more than  $V_{HYS}$  below  $V_{TH+}$  does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value,  $V_{HYS}$ , as well as the value of  $V_{TH+}$ .

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

#### 9.2.1.5 Transient Protection

The bus pins of the THVD1454 transceiver family include on-chip ESD protection against  $\pm 16$ -kV HBM and  $\pm 8$ -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance,  $C_{(S)}$ , and 78% lower discharge resistance,  $R_{(D)}$ , of the IEC model produce significantly higher discharge currents than the HBM model.




图 9-2. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

№ 9-3 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left side of the diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which exceed the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right side of the diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients may occur in power generation and power-grid systems.




图 9-3. Power Comparison of ESD, EFT, and Surge Transients



For surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Solution 9-4 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




图 9-4. Comparison of Transient Energies

English Data Sheet: SLLSFQ5

#### 9.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. 图 9-5 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. 表 9-1 shows the associated bill of materials.




图 9-5. Transient Protection Against Surge Transients for THVD1454

表 9-1. Bill of Materials


DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER <sup>(1)</sup>
XCVR	RS-485 transceiver	THVD1454	TI
R1	10.0 mules proof thick film register	CRCW0603010RJNEAHP	Viahov
R2	10- $\Omega$ , pulse-proof thick-film resistor	CKCW00030 TOKJINEARP	Vishay
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

(1) See the Third Part Disclaimer.

English Data Sheet: SLLSFQ5



#### 9.2.3 Application Curves



Product Folder Links: THVD1454

# 9.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages,  $V_{CC}$  supply should be decoupled with a 1  $\mu$ F ceramic capacitor located as close to the supply pin as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.

#### 9.4 Layout

#### 9.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V<sub>CC</sub> and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply atleast 1 μ F decoupling capacitors as close as possible to the V<sub>CC</sub> pin of the transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V<sub>CC</sub> and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use 1-k  $\Omega$  to 10-k  $\Omega$  pull-up and pull-down resistors for logic lines to limit noise currents in these lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

#### 9.4.2 Layout Example




图 9-9. Layout Example for THVD1454 in VSON-10 Package



# 10 Device and Documentation Support

# 10.1 Device Support

#### 10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 10.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 10.6 术语表

TI术语表

本术语表列出并解释了术语、首字母缩略词和定义。

# 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

cck Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: THVD1454

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
THVD1454DRCR	Active	Production	VSON (DRC)   10	5000   LARGE T&R	Yes	(4) NIPDAU	(5) Level-1-260C-UNLIM	-40 to 125	1454
THVD1454DRCR.A	Active	Production	VSON (DRC)   10	5000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1454

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Sep-2023

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THVD1454DRCR	VSON	DRC	10	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Sep-2023



#### \*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1454DRCR	VSON	DRC	10	5000	367.0	367.0	35.0

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司