

Technical documentation





TFP401, TFP401A

ZHCSQ95H - MARCH 2000 - REVISED MARCH 2022

TFP401x TI PanelBus[™] 数字接收器

1 特性

Texas

INSTRUMENTS

- 支持高达 165MHz 的像素速率 (包括 60Hz 时的 1080p 和 WUXGA)
- 符合数字可视化接口 (DVI) 技术规范¹
- 真彩色,24位/像素,1670万色(每时钟驱动1至 2个像素)
- 通过激光修整内部端接电阻器,实现出色的固定阻抗匹配
- 高达 1 个像素时钟周期的偏移容限
- 4 倍过采样
- 降低了功耗 1.8V 内核运行, 3.3V I/O 和电源²
- 使用错时像素输出来减少接地反弹
- 使用 TI PowerPAD[™] 封装实现低噪声和良好的功率 耗散
- 采用 TI 0.18µm EPIC-5 CMOS 工艺的先进技术
- TFP401A 包含 HSYNC 抖动抗扰能力 3

2 应用

- 高清电视
- 高清 PC 显示器
- 数字视频
- 高清投影仪
- DVI/HDMI[™] 接收器 (仅 HDMI 视频)

3 说明


德州仪器 (TI)的 TFP401 和 TFP401A 是 TI PanelBus ™ 平板显示产品,是全系列兼容端到端 DVI 1.0 解决方 案的一部分。TFP401/401A 主要面向台式机 LCD 显示 器和数字投影仪,可应用于任何需要高速数字接口的设 计中。

TFP401 和 TFP401A 支持高达 1080p 的显示分辨率和 24 位 真彩色像素格式的 WUXGA。TFP401 和 TFP401A 可提供设计灵活性,在每个时钟内驱动 1 个 或 2 个像素,支持 TFT 或 DSTN 面板,并提供错时像 素输出选项来减少接地反弹。

器件信息⁽¹⁾

器件型号	封装	封装尺寸(标称值)				
TFP401	HTQFP (100)	14.00mm × 14.00mm				
TFP401A	111Q11 (100)					

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



TFP401 示意图

- ¹数字可视化接口规范 DVI,是数字显示工作组 (DDWG)为了与数字显示器建立高速数字连接而开发的一个行业标准。TPF401 和 TFP401A 与 DVI 规范修订版 1.0 兼容。
- ² TFP401/401A 具有一个内部稳压器,可通过外部 3.3V 电源提供 1.8V 内核电源。
- ³ TFP401A 使用附加电路通过 DVI 发送器创建稳定的 HSYNC,这些发送器会在已发送的 HSYNC 信号上引入不良抖动。



Table of Contents

1	特性1
	应用1
	说明1
	Revision History2
5	说明(续)
	Pin Configuration and Functions
7	Specifications7
	7.1 Absolute Maximum Ratings ⁽¹⁾
	7.2 ESD Ratings
	7.3 Recommended Operating Conditions7
	7.4 Thermal Information7
	7.5 DC Digital I/O Electrical Characteristics8
	7.6 DC Electrical Characteristics
	7.7 AC Electrical Characteristics8
	7.8 Typical Characteristics10
8	Parameter Measurement Information11
9	Detailed Description13
	9.1 Overview
	9.2 Functional Block Diagram13

9.3 Feature Description	13
9.4 Device Functional Modes	
10 Applications and Implementation	18
10.1 Application Information	
10.2 Typical Application	1 <mark>8</mark>
11 Power Supply Recommendations	
12 Layout	<mark>22</mark>
12.1 Layout Guidelines	<mark>22</mark>
12.2 Layout Example	<mark>23</mark>
12.3 TI PowerPAD 100-TQFP Package	25
13 Device and Documentation Support	<mark>27</mark>
13.1 接收文档更新通知	27
13.2 支持资源	27
13.3 Trademarks	
13.4 Electrostatic Discharge Caution	
13.5 术语表	
14 Mechanical, Packaging, and Orderable	
Information	

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision G (May 2016) to Revision H (March 2022)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Added row in Pin function table for thermal pad	3
•	Added sentence to end of first paragraph that recommends soldering package thermal pad to PCB in or minimize stress on peripheral pins	
С	hanges from Revision F (February 2015) to Revision G (May 2016)	Page

Changes from Revision E (July 2013) to Revision F (February 2015)

• 添加了引脚配置和功能部分、ESD等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分......1

Page




5 说明(续)

PowerPAD 先进的封装技术可实现业界出色的功率耗散、封装尺寸和超低接地电感。

TFP401 和 TFP401A 将创新的 *PanelBus* 电路与 TI 先进的 0.18µm EPIC-5 CMOS 工艺技术以及 TI 的 PowerPAD 封装技术组合在一起,用于实现可靠的低功耗、低噪声、高速数字接口解决方案。

6 Pin Configuration and Functions






表 6-1. Pin Functions

	PIN		DESCRIPTION		
NAME	NO.		DESCRIPTION		
AGND	79, 83, 87, 89, 92	GND	Analog ground - Ground reference and current return for analog circuitry		
AV _{DD}	82, 84, 88, 95	V _{DD}	nalog V _{DD} - Power supply for analog circuitry. Nominally 3.3 V		
CTL[3:1]	42, 41, 40	DO	Seneral-purpose control signals - Used for user-defined control. CTL1 is not powered down ia PDO.		
DE	46	DO	Output data enable – Used to indicate time of active video display versus non-active display or blank time. During blank, only HSYNC, VSYNC, and CTL[3:1] are transmitted. During times of active display, or non-blank, only pixel data, QE[23:0], and QO[23:0] are transmitted. High: Active display time Low: Blank time		



表 6-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.		DESCRIPTION	
DFO	1	DI	Output clock data format - Controls the output clock (ODCK) format for either TFT or DSTN panel support. For TFT support, the ODCK clock runs continuously. For DSTN support, ODCK only clocks when DE is high; otherwise, ODCK is held low when DE is low. High: DSTN support/ODCK held low when DE = low Low: TFT support/ODCK runs continuously.	
DGND	5, 39, 68	GND	Digital ground - Ground reference and current return for digital core	
DV _{DD}	6, 38, 67	V _{DD}	Digital V _{DD} - Power supply for digital core. Nominally 3.3 V	
EXT_RES	96	AI	nternal impedance matching – The TFP401/401A is internally optimized for impedance natching at 50 Ω . An external resistor tied to this pin has no effect on device performance.	
HSYNC	48	DO	Horizontal sync output	
RSVD	99	DI	Reserved. Must be tied high for normal operation	
OV _{DD}	18, 29, 43, 57, 78	V _{DD}	Output driver V _{DD} - Power supply for output drivers. Nominally 3.3 V	
ODCK	44	DO	Output data clock - Pixel clock. All pixel outputs QE[23:0] and QO[23:0] (if in 2-pixel/clock mode), along with DE, HSYNC, VSYNC and CTL[3:1], are synchronized to this clock.	
OGND	19, 28, 45, 58, 76	GND	Output driver ground - Ground reference and current return for digital output drivers	
OCK_INV	100	DI	ODCK polarity - Selects ODCK edge on which pixel data (QE[23:0] and QO[23:0]) and control signals (HSYNC, VSYNC, DE, CTL[3:1]) are latched. Normal mode: High: Latches output data on rising ODCK edge Low: Latches output data on falling ODCK edge	
PD	2	DI	Power down - An active-low signal that controls the TFP401/401A power-down state. During power down, all output buffers are switched to a high-impedance state. All analog circuits are powered down and all inputs are disabled, except for PD. If PD is left unconnected, an internal pullup defaults the TFP401/401A to normal operation. High : Normal operation Low: Power down	
PDO	9	DI	Output drive power down - An active-low signal that controls the power-down state of the output drivers. During output drive power down, the output drivers (except SCDT and CTL1) are driven to a high-impedance state. When PDO is left unconnected, an internal pullup defaults the TFP401/401A to normal operation. High: Normal operation/output drivers on Low: Output driver down	
PGND	98	GND	PLL GND - Ground reference and current return for internal PLL	
PIXS	4	DI	Pixel select - Selects between one- and two-pixels-per-clock output modes. During the 2- pixel/clock mode, both even pixels, QE[23:0], and odd pixels, QO[23:0], are output in tandem on a given clock cycle. During 1-pixel/clock, even and odd pixels are output sequentially, one at a time, with the even pixel first, on the even pixel bus, QE[23:0]. (The first pixel per line is pixel-0, the even pixel. The second pixel per line is pixel-1, the odd pixel). High: 2-pixel/clock Low: 1-pixel/clock	
PV _{DD}	97	V _{DD}	PLL V _{DD} - Power supply for internal PLL	
QE[8:15]	20 - 27	DO	Even green-pixel output - Output for even and odd green pixels when in 1-pixel/clock mode. Output for even-only green pixel when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE8/pin 20 MSB: QE15/pin 27	
QE[16:23]	30 - 37	DO	Even red-pixel output - Output for even and odd red pixels when in 1-pixel/clock mode. Output for even-only red pixel when in 2-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE16/pin 30 MSB: QE23/pin 37	



表 6-1. Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DESCRIPTION		
NAME	NO.		DESCRIPTION		
QO[0:7]	49 - 56	DO	Odd blue-pixel output - Output for odd-only blue pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO0/pin 49 MSB: QO7/pin 56		
QO[8:15]	59 - 66	DO	Odd green-pixel output – Output for odd-only green pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO8/pin 59 MSB: QO15/pin 66		
QO[16:23]	69 - 75, 77	DO	Odd red-pixel output - Output for odd-only red pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QO16/pin 69 MSB: QO23/pin 77		
QE[0:7]	10 - 17	DO	Even blue-pixel output - Output for even and odd blue pixels when in 1-pixel/clock mode. Output for even-only blue pixel when in 2-pixel per clock mode. Output data is synchronized to the output data clock, ODCK. LSB: QE0/pin 10 MSB: QE7/pin 17		
RxC+	93	AI	Clock positive receiver input - Positive side of reference clock. TMDS low-voltage signal differential input pair		
RxC -	94	AI	Clock negative receiver input - Negative side of reference clock. TMDS low-voltage signal differential input pair		
Rx0+	90	AI	Channel-0 positive receiver input – Positive side of channel-0. TMDS low-voltage signal differential input pair. Channel-0 receives blue pixel data in active display and HSYNC, VSYNC control signals in blank.		
Rx0 -	91	AI	Channel-0 negative receiver input - Negative side of channel-0. TMDS low-voltage signal differential input pair		
Rx1+	85	AI	Channel-1 positive receiver input – Positive side of channel-1 TMDS low-voltage signal differential input pair Channel-1 receives green-pixel data in active display and CTL1 control signals in blank.		
Rx1 -	86	AI	Channel-1 negative receiver input - Negative side of channel-1 TMDS low-voltage signal differential input pair		
Rx2+	80	AI	Channel-2 positive receiver input - Positive side of channel-2 TMDS low-voltage signal differential input pair Channel-2 receives red-pixel data in active display and CTL2, CTL3 control signals in blank.		
Rx2 -	81	AI	Channel-2 negative receiver input - Negative side of channel-2 TMDS low-voltage signal differential input pair		
SCDT	8	DO	Sync detect - Output to signal when the link is active or inactive. The link is considered to be active when DE is actively switching. The TFP401/401A monitors the state of DE to determine link activity. SCDT can be tied externally to PDO to power down the output drivers when the link is inactive. High: Active link Low: Inactive link		
ST	3	DI	Output drive strength select - Selects output drive strength for high- or low-current drive. (See dc specifications for I _{OH} and I _{OL} vs ST state). High: High drive strength Low: Low drive strength		
STAG	7	DI	Staggered pixel select - An active-low signal used in the 2-pixel/clock pixel mode (PIXS = high). Time-staggers the even and odd pixel outputs to reduce ground bounce. Normal operation outputs the odd and even pixels simultaneously. High: Normal simultaneous even/odd pixel output Low: Time-staggered even/odd pixel output		
VSYNC	47	DO	Vertical sync output		



表 6-1. Pin Functions (continued)

	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.		DESCRIPTION	
Thermal Pad		_	Thermal pad. Recommend soldering the package thermal pad to thermal pad on PCB. Soldering the thermal pad will help to release stress through the solder, otherwise the stress will be absorbed by the peripheral pins.	

(1) DI = Digital Input; DO = Digital Output; AI = Analog Input; AO = Analog Output



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$\begin{array}{l} DV_{DD},AV_{DD},\\ OV_{DD},PV_{DD} \end{array}$	V _{DD} , AV _{DD} , V _{DD} , PV _{DD} Supply voltage			4	V
VI	Input voltage range, logic/analog signals		- 0.3	4	V
	Operating ambient temperature	ig ambient temperature		70	°C
	Package power dissipation/PowerPAD	Soldered ⁽²⁾		4.3	w
	package	Not soldered ⁽³⁾		2.7	vv
	JEDEC latchup (EIA/JESD78)			100	mA
T _{stg}	Storage temperature		- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under #7.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Specified with PowerPAD bond pad on the backside of the package soldered to a 2-oz. (0.071-mm thick) Cu plate PCB thermal plane. Specified at maximum allowed operating temperature, 70°C.

(3) PowerPAD bond pad on the backside of the package is not soldered to a thermal plane. Specified at maximum allowed operating temperature, 70°C.

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $\rm C101^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{DD} (DV _{DD} , AV _{DD} , PV _{DD} , OV _{DD})	Supply voltage	3	3.3	3.6	V
t _{pix} ⁽¹⁾	Pixel time	6.06		40	ns
R _t	Single-ended analog-input termination resistance	45	50	55	Ω
T _A	Operating free-air temperature	0	25	70	°C

 t_{pix} is the pixel time defined as the period of the RxC clock input. The period of the output clock, ODCK is equal to tpix when in 1-pixel/ clock mode and 2t_{pix} when in 2-pixel/clock mode.

7.4 Thermal Information

		TFP401, TFP401A	
	THERMAL METRIC ⁽¹⁾	PZP (HTQFP)	UNIT
		100 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	26	
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	12.3	
R _{0 JB}	Junction-to-board thermal resistance	7.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	C/VV
ψ _{JB}	Junction-to-board characterization parameter	7.2	
R _{0 JC(bot)}	Junction-to-case (bottom) thermal resistance	1.6	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



7.5 DC Digital I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IH}	High-level digital input voltage ⁽¹⁾		2		DV_DD	V	
VIL	Low-level digital input voltage ⁽¹⁾		0		0.8	V	
	High lovel output drive ourrept ⁽²⁾	ST = high, V _{OH} = 2.4 V	5	10	14	mA	
IOH	High-level output drive current ⁽²⁾	ST = Iow, V _{OH} = 2.4 V	3	6	9	ШA	
	Low-level output drive current ⁽²⁾	ST = high, V _{OL} = 0.8 V	10	13	19	m۸	
IOL	Low-level output drive current.	ST = Iow, V _{OL} = 0.8 V	5	7	11	mA	
I _{OZ}	Hi-Z output leakage current	PD = low or PDO = low	- 1		1	μA	

(1) Digital inputs are labeled DI in I/O column of Terminal Functions table.

(2) Digital outputs are labeled DO in I/O column of Terminal Functions table.

7.6 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{ID}	Analog input differential voltage ⁽¹⁾		75	1200	mV
V _{IC}	Analog input common-mode voltage ⁽¹⁾		AV _{DD} - 300	AV _{DD} - 37	mV
V _{I(OC)}	Open-circuit analog input voltage		AV _{DD} - 10	AV _{DD} + 10	mV
I _{DD(2PIX)}	Normal 2-pix/clock power supply current ⁽²⁾	ODCK = 82.5 MHz, 2-pix/clock		370	mA
I _{PD}	Power-down current ⁽³⁾	PD = low		10	mA
I _{PDO}	Output drive power-down current ⁽³⁾	PDO = low		35	mA

(1) Specified as dc characteristic with no overshoot or undershoot.

(2) Alternating 2-pixel black/2-pixel white pattern. ST = high, \overline{STAG} = high, QE[23:0] and QO[23:0] C_L = 10 pF.

(3) Analog inputs are open circuit (transmitter is disconnected from TFP401/401A).

7.7 AC Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{ID(2)}	Differential input sensitivity ⁽¹⁾		150		1560	mV _{p-p}
t _{ps}	Analog input intra-pair (+ to _) differential skew ⁽⁸⁾				0.4	t _{bit} (2)
t _{ccs}	Analog input inter-pair or channel-to-channel skew ⁽⁸⁾				1	t _{pix} ⁽³⁾
t _{ijit}	Worst-case differential input clock jitter tolerance ^{(8) (4)}		50			ps
t _{f1}	Fall time of data and control signals ⁽⁵⁾ ⁽⁶⁾	ST = low, C _L = 5 pF			2.4	20
		ST = high, C _L = 10 pF			1.9	ns
t _{r1} Rise time	Rise time of data and control signals ⁽⁵⁾ ⁽⁶⁾	ST = low, C_L = 5 pF			2.4	ns
		ST = high, C _L = 10 pF			1.9	115
+	Rise time of ODCK clock ⁽⁵⁾	ST = low, C_L = 5 pF			2.4	20
t _{r2}		ST = high, C _L = 10 pF			1.9	ns
	Fall time of ODCK clock ⁽⁵⁾	ST = low, C_L = 5 pF			2.4	
t _{f2}		ST = high, C _L = 10 pF			1.9	ns
		1 pixel/clock, PIXS = low, OCK_INV = low	1.8			
t _{su1}	Setup time, data and control signal to falling edge of ODCK	2 pixel/clock, PIXS = high, STAG = high, OCK_INV = low	3.8			ns
		2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = low	0.7			



7.7 AC Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
		1 pixel/clock, PIXS = low, OCK_INV = low	0.6					
t _{h1}	Hold time, data and control signal to falling edge of ODCK	2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = low	2.5			ns		
		2 pixel/clock, PIXS = high, STAG = high, OCK_INV = low	2.9					
		1 pixel/clock, PIXS = low, OCK_INV = high	2.1			ns		
t _{su2}	Setup time, data and control signal to rising edge of ODCK	2 pixel/clock, PIXS = high, STAG = high, OCK_INV = high	4					
		2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = high	1.5					
t _{h2}	Hold time, data and control signal to rising edge of ODCK	1 pixel/clock, PIXS = low, OCK_INV = high	0.5					
		2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = high	2.4			ns		
		2 pixel/clock, PIXS = high, STAG = high, OCK_INV = high	2.1					
£		PIX = low (1-PIX/CLK)	25		165	MHz		
fodck	ODCK frequency	PIX = high (2-PIX/CLK)	12.5		82.5	IVITZ		
	ODCK duty-cycle		40%	50%	60%			
t _{pd(PDL)}	Propagation delay time from PD low to Hi-Z outputs				9	ns		
t _{pd(PDOL)}	Propagation delay time from PDO low to Hi-Z outputs				9	ns		
t _{t(HSC)}	Transition time between DE transition to SCDT low ⁽⁷⁾			1e6		t _{pix}		
t _{t(FSC)}	Transition time between DE transition to SCDT high ⁽⁷⁾			1600		t _{pix}		
t _{d(st)}	Delay time, ODCK latching edge to QE[23:0] data output	STAG = low, PIXS = high		0.25		t _{pix}		
WL(PDL_MIN)	Minimum time PD is asserted low		9			ns		
t _{DEL}	Minimum DE low		128			Tpixel		

(1) Specified as ac parameter to include sensitivity to overshoot, undershoot and reflection.

(2) t_{bit} is 1/10 the pixel time, t_{pix} .

(3) t_{pix} is the pixel time defined as the period of the RxC input clock. The period of ODCK is equal to t_{pix} in 1-pixel/clock mode or $2t_{pix}$ when in 2-pixel/clock mode.

(4) Measured differentially at 50% crossing using ODCK output clock as trigger.

(5) Rise and fall times measured as time between 20% and 80% of signal amplitude.

(6) Data and control signals are QE[23:0], QO[23:0], DE, HSYNC, VSYNC. and CTL[3:1].

(7) Link active or inactive is determined by amount of time detected between DE transitions. SCDT indicates link activity.

(8) By characterization.



7.8 Typical Characteristics





图 7-1. Imax vs Input Frequency



8 Parameter Measurement Information







图 8-9. Delay From PD Low to High Before Inputs Are Active



VIL

11

twL(PDL_MIN)

PD






图 8-11. Analog Input Channel-to-Channel Skew




图 8-12. Time Between DE Transitions to SCDT Low and SCDT High




图 8-13. Minimum DE Low and Maximum DE High



9 Detailed Description

9.1 Overview

The TFP401/401A is a digital visual interface (DVI)-compliant TMDS digital receiver that is used in digital flat panel display systems to receive and decode TMDS-encoded RGB pixel data streams. In a digital display system a host, usually a PC or workstation, contains a TMDS-compatible transmitter that receives 24-bit pixel data along with appropriate control signals and encodes them into a high-speed low-voltage differential serial bit stream fit for transmission over a twisted-pair cable to a display device. The display device, usually a flat-panel monitor, requires a TMDS-compatible receiver like the TI TFP401/401A to decode the serial bit stream back to the same 24-bit pixel data and control signals that originated at the host. This decoded data can then be applied directly to the flat-panel drive circuitry to produce an image on the display. Because the host and display can be separated by distances up to 5 meters or more, serial transmission of the pixel data is preferred. To support modern display resolutions up to UXGA, a high-bandwidth receiver with good jitter and skew tolerance is required.

3.3 V 3.3 V 1.8 V Regulator Internal 50-W 3.3 V Termination RED(0-7) QE(0-23) Channel 2 CH2(0-9) CTL3 Rx2+ QO(0-23) Latch Rx2-CTL2 ODCK DE GRN(0-7) Channel 1 Data Recovery CH1(0-9) Rx1+ TMDS Panel SCDT .atch and CTL1 Interface Rx1 Decode CTL3 Synchronization ► CTL2 BLU(0-7) CH0(0-9) CTL1 Channel 0 ► Rx0+ VSYNC _atch VSYNC Rx0-HSYNC HSYNC RxC+ PLL RxC-Copyright © 2016, Texas Instruments Incorporated

9.2 Functional Block Diagram

9.3 Feature Description

9.3.1 TMDS Pixel Data and Control Signal Encoding

TMDS stands for transition-minimized differential signaling. Only one of two possible TMDS characters for a given pixel is transmitted at a given time. The transmitter keeps a running count of the number of ones and zeros previously sent, and transmits the character that minimizes the number of transitions to approximate a dc balance of the transmission line.

Three TMDS channels are used to receive RGB pixel data during active display time, DE = high. The same three channels also receive control signals, HSYNC, VSYNC, and user-defined control signals CTL[3:1]. These control signals are received during inactive display or blanking-time. Blanking-time is when DE = low. $\frac{1}{2}$ 9-1 maps the received input data to the appropriate TMDS input channel in a DVI-compliant system.



RECEIVED PIXEL DATA ACTIVE DISPLAY DE = HIGH	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = HIGH)									
Red[7:0]	Channel-2 (Rx2 ±)	QE[23:16] QO[23:16]									
Green[7:0]	Channel-1 (Rx1 ±)	QE[15:8] QO[15:8]									
Blue[7:0]	Channel-0 (Rx0 ±)	QE[7:0] QO[7:0]									
RECEIVED CONTROL DATA BLANKING DE = LOW	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = LOW)									
CTL[3:2]	Channel-2 (Rx2 ±)	CTL[3:2]									
CTL[1: 0] ⁽¹⁾	Channel-1 (Rx1 ±)	CTL1									
HSYNC, VSYNC	Channel-0 (Rx0 ±)	HSYNC, VSYNC									

表 9-1. TMDS Pixel Data and Control Signal Encoding

(1) Some TMDS transmitters transmit a CTL0 signal. The TFP401/401A decodes and transfers CTL[3:1] and ignores CTL0 characters. CTL0 is not available as a TFP401/401A output.

The TFP401/401A discriminates between valid pixel TMDS characters and control TMDS characters to determine the state of active display versus blanking (for example, the state of DE).

9.3.2 TFP401/401A Clocking and Data Synchronization

The TFP401/401A receives a clock reference from the DVI transmitter that has a period equal to the pixel time, t_{pix} . The frequency of this clock is also referred to as the pixel rate. Because the TMDS encoded data on Rx[2:0] contains 10 bits per 8-bit pixel, it follows that the Rx[2:0] serial bit rate is 10 times the pixel rate. For example, the required pixel rate to support a UXGA resolution with 60-Hz refresh rate is 165 MHz. The TMDS serial bit rate is 10× the pixel rate, or 1.65 Gb/s. Due to the transmission of this high-speed digital bit stream, on three separate channels (or twisted-pair wires) of long distances (3 - 5 meters), phase synchronization between the data steams and the input reference clock is not assured. In addition, skew between the three data channels is common. The TFP401/401A uses a 4× oversampling scheme of the input data streams to achieve reliable synchronization with up to 1- t_{pix} channel-to-channel skew tolerance. Accumulated jitter on the clock and data lines due to reflections and external noise sources is also typical of high-speed serial data transmission; hence, the TFP401/401A design for high jitter tolerance.

The input clock to the TFP401/401A is conditioned by a phase-locked loop (PLL) to remove high-frequency jitter from the clock. The PLL provides four 10× clock outputs of different phase to locate and sync the TMDS data streams (4× oversampling). During active display, the pixel data is encoded to be transition-minimized, whereas in blank, the control data is encoded to be transition-maximized. A DVI-compliant transmitter is required to transmit in blank for a minimum period of time, 128 t_{pix} , to ensure sufficient time for data synchronization when the receiver sees a transition-maximized code. Synchronization during blank, when the data is transition-maximized, ensures reliable data-bit boundary detection. Phase synchronization to the data streams is unique for each of the three input channels and is maintained as long as the link remains active.

9.3.3 TFP401/401A TMDS Input Levels and Input Impedance Matching

The TMDS inputs to the TFP401/401A receiver have a fixed single-ended termination to AV_{DD} . The TFP401/401A is internally optimized using a laser trim process to precisely fix the impedance at 50 Ω . The device functions normally with or without a resistor on the EXT_RES pin, so it remains drop-in compatible with current sockets. The fixed impedance eliminates the need for an external resistor while providing optimum impedance matching to standard 50- Ω DVI cables.

[\bigotimes 9-1 shows a conceptual schematic of a DVI transmitter and TFP401/401A receiver connection. A transmitter drives the twisted-pair cable via a current source, usually achieved with an open-drain type output driver. The internal resistor, which is matched to the cable impedance at the TFP401/401A input, provides a pullup to AV_{DD}. Naturally, when the transmitter is disconnected and the TFP401/401A DVI inputs are left unconnected, the TFP401/401A receiver inputs pull up to AV_{DD}. The single-ended differential signal and full-differential signal is shown in \bigotimes 9-2. The TFP401/401A is designed to respond to differential signal swings ranging from 150 mV to 1.56 V with common-mode voltages ranging from (AV_{DD} − 300 mV) to (AV_{DD} − 37 mV).






图 9-1. TMDS Differential Input and Transmitter Connection




图 9-2. TMDS Inputs

9.3.4 TFP401A Incorporates HSYNC Jitter Immunity

Several DVI transmitters available in the market introduce jitter on the transmitted HSYNC and VSYNC signals during the TMDS encryption process. The HSYNC signal can shift by one pixel position (one clock) from nominal in either direction, resulting in up to two cycles of HSYNC shift. This jitter carries through to the DVI receiver, and if the position of HSYNC shifts continuously, the receiver can lose track of the input timing, causing pixel noise to occur on the display. For this reason, a DVI-compliant receiver with HSYNC jitter immunity should be used in all displays that could be connected to host PCs with transmitters that have this HSYNC jitter problem.

The TFP401A integrates HSYNC regeneration circuitry that provides a seamless interface to these noncompliant transmitters. The position of the data enable (DE) signal is always fixed in relation to data, irrespective of the location of HSYNC. The TFP401A receiver uses the DE and clock signals to recreate stable vertical and horizontal sync signals. The circuit filters the HSYNC output of the receiver, and HSYNC is shifted to the nearest eighth bit boundary, producing a stable output with respect to data, as shown in 🕅 9-3. This ensures accurate data synchronization at the input of the display timing controller.

This HSYNC regeneration circuit is transparent to the monitor and need not be removed even if the transmitted HSYNC is stable. For example, the PanelBus line of DVI 1.0 compliant transmitters, such as the TFP6422 and TFP420, do not have the HSYNC jitter problem. The TFP401A operates correctly with either compliant or noncompliant transmitters. In contrast, the TFP401 is ideal for customers who have control over the transmit portion of the design, such as bundled system manufacturers and for internal monitor use (the DVI connection between monitor and panel modules).




图 9-3. HSYNC Regeneration Timing Diagram

9.4 Device Functional Modes

9.4.1 TFP401/401A Modes of Operation

The TFP401/401A provides system design flexibility and value by providing the system designer with configurable options or modes of operation to support varying system architectures. 表 9-2 outlines the various panel modes that can be supported, along with appropriate external control pin settings.

PIXEL RATE	ODCK LATCH EDGE	ODCK	DFO	PIXS	OCK_INV						
1 pix/clock	Falling	Free run	0	0	0						
1 pix/clock	Rising	Free run	0	0	1						
2 pix/clock	Falling	Free run	0	1	0						
2 pix/clock	Rising	Free run	0	1	1						
1 pix/clock	Falling	Gated low	1	0	0						
1 pix/clock	Rising	Gated low	1	0	1						
2 pix/clock	Falling	Gated low	1	1	0						
2 pix/clock	Rising	Gated low	1	1	1						
	PIXEL RATE 1 pix/clock 1 pix/clock 2 pix/clock 2 pix/clock 1 pix/clock 1 pix/clock 1 pix/clock 2 pix/clock 2 pix/clock 2 pix/clock 2 pix/clock	PIXEL RATEODCK LATCH EDGE1 pix/clockFalling1 pix/clockRising2 pix/clockFalling2 pix/clockRising1 pix/clockFalling1 pix/clockRising2 pix/clockFalling2 pix/clockFalling2 pix/clockRising2 pix/clockFalling	PIXEL RATEODCK LATCH EDGEODCK1 pix/clockFallingFree run1 pix/clockRisingFree run2 pix/clockFallingFree run2 pix/clockRisingFree run1 pix/clockRisingGated low1 pix/clockRisingGated low2 pix/clockRisingGated low	PIXEL RATEODCK LATCH EDGEODCKDFO1 pix/clockFallingFree run01 pix/clockRisingFree run02 pix/clockFallingFree run02 pix/clockRisingFree run01 pix/clockRisingFree run01 pix/clockRisingGated low11 pix/clockRisingGated low12 pix/clockRisingGated low12 pix/clockFallingGated low1	PIXEL RATEODCK LATCH EDGEODCKDFOPIXS1 pix/clockFallingFree run001 pix/clockRisingFree run002 pix/clockFallingFree run012 pix/clockRisingFree run011 pix/clockRisingGated low101 pix/clockRisingGated low102 pix/clockRisingGated low111 pix/clockRisingGated low11						

表 9-2. TFP401/401A Modes of Operation

9.4.2 TFP401/401A Output Driver Configurations

The TFP401/401A provides flexibility by offering various output driver features that can be used to optimize power consumption, ground bounce, and power-supply noise. The following sections outline the output driver features and their effects.

9.4.2.1 Output Driver Power Down

(PDO = low); pulling PDO low places all the output drivers, except CTL1 and SCDT, into a high-impedance state. The SCDT output, which indicates link-disabled or link-inactive, can be tied directly to the PDO input to disable the output drivers when the link is inactive or when the cable is disconnected. An internal pullup on the PDO pin defaults the TFP401/401A to the normal nonpower-down output drive mode if left unconnected.

9.4.2.2 Drive Strength

(ST = high for high drive strength, ST = low for low drive strength). The TFP401/401A allows for selectable output drive strength on the data, control, and ODCK outputs. See the *DC Electrical Characteristics* table for the values of I_{OH} and I_{OL} current drives for a given ST state. The high output drive strength offers approximately two times the drive as the low-output drive strength.



9.4.2.3 Time-Staggered Pixel Output

This option works only in conjunction with the 2-pixel/clock mode (PIXS = high). Setting \overline{STAG} = low timestaggers the even- and odd-pixel outputs so as to reduce the amount of instantaneous current surge from the power supply. Depending on the PCB layout and design, this can help reduce the amount of system ground bounce and power-supply noise. The time stagger is such that in 2-pixel/clock mode, the even pixel is delayed from the latching edge of ODCK by 0.25 t_{cip}. (t_{cip} is the period of ODCK. The ODCK period is 2 t_{pix} when in 2pixel/clock mode).

Depending on system constraints of output load, pixel rate, panel input architecture, and board cost, the TFP401/401A drive-strength and staggered-pixel options allow flexibility to reduce system power-supply noise, ground bounce, and EMI.

9.4.2.4 Power Management

The TFP401/401A offers several system power-management features.

The output driver power down (PDO = low) is an intermediate mode which offers several uses. During this mode, all output drivers except SCDT and CTL1 are driven to a high-impedance state while the rest of the device circuitry remains active.

The TFP401/401A power down (\overline{PD} = low) is a complete power down in that it powers down the digital core, the analog circuitry, and output drivers. All output drivers are placed into a Hi-Z state. All inputs are disabled except for the \overline{PD} input. The TFP401/401A does not respond to any digital or analog inputs until \overline{PD} is pulled high.

Both PDO and PD have internal pullups, so if left unconnected they default the TFP401/401A to normal operating modes.

9.4.2.5 Sync Detect

The TFP401/401A offers an output, SCDT, to indicate link activity. The TFP401/401A monitors activity on DE to determine if the link is active. When 1 million (1e6) pixel clock periods pass without a transition on DE, the TFP401/401A considers the link inactive, and SCDT is driven low. While SCDT is low, if two DE transitions are detected within 1600 pixel clock periods, the link is considered active, and SCDT is pulled high.

SCDT can be used to signal a system power management circuit to initiate a system power down when the link is considered inactive. The SCDT can also be tied directly to the TFP401/401A PDO input to power down the output drivers when the link is inactive. It is not recommended to use SCDT to drive the PD input, because once in complete power-down, the analog inputs are ignored and the SCDT state does not change. An external system power-management circuit to drive PD is preferred.



10 Applications and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

10.1 Application Information

The TFP401 is a DVI (Digital Visual Interface) compliant digital receiver that is used in digital flat panel display systems to receive and decode TMDS encoded RGB pixel data streams. A digital display system a host, usually a PC or workstation, contains a DVI compliant transmitter that receives 24-bit pixel data along with appropriate control signals and encodes them into a high-speed low voltage differential serial bit stream fit for transmission over a twisted-pair cable to a display device. The display device, usually a flat-panel monitor, will require a DVI compliant receiver like the TI TFP401 to decode the serial bit stream back to the same 24-bit pixel data and control signals that originated at the host. This decoded data can then be applied directly to the flat panel drive circuitry to produce an image on the display. Since the host and display can be separated by distances up to 5 meters or more, serial transmission of the pixel data is preferred. The TFP401 will support resolutions up to UXGA.

10.2 Typical Application




图 10-1. Typical Application

10.2.1 Design Requirements

For this design example, use the parameters listed in $\frac{10}{10}$ to the input parameters.

PARAMETER	VALUE							
Power supply	3.3 V-DC at 1 A							
Input clock	Single-ended							
Input clock frequency range	25 MHz - 165 MHz							
Output format	24 bits/pixel							
Input clock latching	Rising edge							
I ² C EEPROM support	No							
De-skew	No							

表 10-1. Design Parameters



(2)

(3)

10.2.2 Detailed Design Procedure

10.2.2.1 Data and Control Signals

The trace length of data and control signals out of the receiver should be kept as close to equal as possible. Trace separation should be \approx 5X Height. As a general rule, traces also should be less than 2.8 inches if possible (longer traces can be acceptable).

Delay = 85 × SQRT ER	(1)
where	

- ER = 4.35
- Relative permittivity of 50% resin FR-4 at 1 GHz
- Delay = 177 pS/inch

```
Length of rising edge = TR (picoseconds) ÷ Delay
```


where

- TR = 3 nS
- = 3000 ps ÷ 177 ps per inch
- = 16.9 inches

Length of rising edge ÷ 6 = Maximum length of trace for lumped circuit

where

• 16.9 ÷ 6 = 2.8 inches







10.2.2.2 Configuration Options

The TFP401 can be configured in several modes depending on the required output format, for example 1-byte/ clock, 2-bytes/clock, falling/rising clock edge. You can leave place holders for future configuration changes.





图 10-3. Configuration Options Design

10.2.2.3 Power Supplies Decoupling

Digital, analog, and PLL supplies must be decoupled from each other to avoid electrical noise on the PLL and the core.








10.2.3 Application Curve

Sometimes the panel does not support the same format as the graphics processor unit (GPU). In these cases the user must decide how to connect the unused bits. \mathbb{X} 10-5 and \mathbb{X} 10-6 plots show the mismatches between the 18-bit GPU and a 24-bit LCD where "x" and "y" represent the 2 LSB of the panel.



11 Power Supply Recommendations

Use solid ground planes and tie ground planes together with as many vias as is practical. This will provide a desirable return path for current. Each supply should be on separate split power planes, where each power plane should be as large an area as possible. Connect PanelBus receiver power and ground pins and all bypass caps to appropriate power or ground plane with via. Vias should be as fat and short as practical, the goal is to minimize the inductance.

- DVDD: Place one 0.01 μF capacitor as close as possible between each DVDD device pin (Pins 6, 38, and 67) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.
- OVDD: Place one 0.01 μF capacitor as close as possible between each OVDD device pin (Pins 18, 29, 43, 57, and 78) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.
- AVDD: Place one 0.01 μF capacitor as close as possible between each AVDD device pin (Pins 82, 84, 88, and 95) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.
- PVCC: Place three 0.01 μF capacitors in parallel as close as possible between the PVDD device pin (Pin 97) and ground. A 22 μF tantalum capacitor should be placed between the supply and 0.01 μF capacitors. A ferrite bead should be used between the source and the 22 μF capacitor.



12 Layout 12.1 Layout Guidelines

12.1.1 Layer Stack

The pinout of Texas Instruments' High Speed Interface (HSI) devices features differential signal pairs and the remaining signals comprise the supply rails, V_{CC} and ground, and lower speed signals such as control pins. As an example, consider a device X which is a repeater/re-driver, so both its inputs and outputs are high-speed differential signals. These guidelines can be applied to other high-speed devices such as drivers, receivers, multiplexers, and so forth. A minimum of four layers is required to accomplish a low EMI PCB design. Layer stacking should be in the following order (top-to-bottom): high-speed differential signal layer, ground plane, power plane and control signal layer.




图 12-1. Layer Stack

12.1.2 Routing High-Speed Differential Signal Traces (RxC - , RxC+, Rx0 - , Rx0+, Rx1 - , Rx1+, Rx2 - , Rx2+)

Trace impedance should be controlled for optimal performance. Each differential pair should be equal in length and symmetrical and should have equal impedance to ground with a trace separation of 2X to 4X Height. A differential trace separation of 4X Height yields about 6% cross-talk (6% effect on impedance). It is recommended that differential trace routing should be side by side, though it is not important that the differential traces be tightly coupled together because tight coupling is not achievable on PCB traces. Typical ratios on PCBs are only 20-50%, and 99.9% is the value of a well-balanced twisted pair cable.

Each differential trace should be as short as possible (<2" preferably) with no 90" angles. These high-speed transmission traces should be on Layer 1 (top layer). RxC - , RxC+, Rx0 - , Rx0+, Rx1 - , Rx1+, Rx2 - , Rx2+ signals all route directly from the DVI connector pins to the device, no external components are needed.

12.1.3 DVI Connector

Clear-out holes for connector pins should leave space between pins to allow continuous ground through the pin field. Allow enough spacing in ground plane around signal pins vias however, keep enough copper between vias to allow for ground current to flow between the vias. Avoid creating a large ground plane slot around the entire connector, minimizing the via capacitance is the goal.



12.2 Layout Example

DVI connector trace matching:




图 12-2. DVI Connector Routing



Keep data lines as far as possible from each other.




图 12-3. Data Lines Routing



Connect the thermal pad to ground.




图 12-4. Ground Routing

12.3 TI PowerPAD 100-TQFP Package

The TFP401/401A is packaged in TI's thermally enhanced PowerPAD 100-TQFP packaging. The PowerPAD package is a 14-mm × 14-mm × 1-mm TQFP outline with 0.5-mm lead pitch. The PowerPAD package has a specially designed die mount pad that offers improved thermal capability over typical TQFP packages of the same outline. The TI 100-TQFP PowerPAD package offers a back-side solder plane that connects directly to the die mount pad for enhanced thermal conduction. Soldering the back side of the TFP401/401A to the application board is not required thermally, because the device power dissipation is well within the package capability when not soldered. However, to minimize stress on peripheral pins, it is highly recommended to solder the thermal pad to PCB.

Soldering the back side of the device to the PCB ground plane is recommended for electrical considerations. Because the die pad is electrically connected to the chip substrate and hence to chip ground, connection of the PowerPAD's back side to a PCB ground plane helps to improve EMI, ground bounce, and power-supply noise performance. To minimize stress on peripheral pins, however, it is highly recommended to solder the thermal pad to PCB.

Copyright © 2022 Texas Instruments Incorporated



表 12-1 outlines the thermal properties of the TI 100-TQFP PowerPAD package. The 100-TQFP non-PowerPAD package is included only for reference.

PARAMETER	WITHOUT PowerPAD™ Package	PowerPAD™ Package, NOT CONNECTED TO PCB THERMAL PLANE	PowerPAD™ Package, CONNECTED TO PCB THERMAL PLANE ⁽¹⁾		
Theta-JA ⁽¹⁾ ⁽²⁾	45°C/W	27.3°C/W	17.3°C/W		
Theta-JC ^{(1) (2)}	3.11°C/W	0.12°C/W	0.12°C/W		
Maximum power dissipation ^{(1) (2) (3)}	1.6 W	2.7 W	4.3 W		

表 12-1. TI 100-TQFP (14 mm × 14 mm × 1 mm) / 0.5-mm Lead Pitch

(1) Specified with 2-oz. (0.071 mm thick) Cu PCB plating

(2) Airflow is at 0 LFM (0 m/s) (no airflow)

(3) Measured at ambient temperature, $T_A = 70^{\circ}C$



13 Device and Documentation Support

13.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.2 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

13.3 Trademarks

PanelBus[™] and PowerPAD[™] are trademarks of Texas Instruments. HDMI[™] is a trademark of HDMI Licensing Administrator, Inc. TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

13.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(_/			(-)	(4)	(5)		(-)
TFP401APZP	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZP.A	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZPG4	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZPR	Active	Production	HTQFP (PZP) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401APZPR.A	Active	Production	HTQFP (PZP) 100	1000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401APZP
TFP401PZP	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401PZP
TFP401PZP.A	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401PZP
TFP401PZPG4	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401PZP
TFP401PZPG4.A	Active	Production	HTQFP (PZP) 100	90 JEDEC TRAY (10+1)	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TFP401PZP

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



14-Jul-2025

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TFP401A :

Automotive : TFP401A-Q1

• Enhanced Product : TFP401A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications




Texas


STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are not	minal
-------------------------	-------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TFP401APZPR	HTQFP	PZP	100	1000	330.0	24.4	17.0	17.0	1.5	20.0	24.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

15-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TFP401APZPR	HTQFP	PZP	100	1000	350.0	350.0	43.0


Texas **INSTRUMENTS**

www.ti.com

TRAY



PACKAGE MATERIALS INFORMATION



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal												
Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
TFP401APZP	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401APZP.A	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401APZPG4	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401PZP	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401PZP.A	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401PZPG4	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45
TFP401PZPG4.A	PZP	HTQFP	100	90	6 X 15	150	315	135.9	7620	20.3	15.4	15.45

15-Jul-2025

PZP 100


GENERIC PACKAGE VIEW

PowerPAD [™] TQFP - 1.2 mm max height

14 x 14 mm Pkg Body, 0.5 mm pitch 16 x 16 mm Pkg Area

PLASTIC QUAD FLATPACK


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion

D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PZP (S-PQFP-G100)


PowerPAD[™] PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

 \underline{B} Tie strap features may not be present. PowerPAD is a trademark of Texas Instruments



PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



重要通知和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。 严禁以其他方式对这些资源进行 复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索 赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 版权所有 © 2025,德州仪器 (TI) 公司